

# 128-Macrocell MAX<sup>TM</sup> EPLDs

# **Features**

### CY7C342

- 128 macrocells in 8 LABs
- 8 dedicated inputs, 52 bidirectional I/O pins
- Programmable interconnect array
- Available in 68-pin HLCC, PLCC, and PGA

#### CY7C345

- 128 macrocells in 8 LABs
- 8 dedicated inputs, 28 bidirectional I/O pins
- 256 expander product terms
- Programmable interconnect array
- Available in 44-pin HLCC or PLCC

# **Functional Description**


The CY7C342 and CY7C345 are Erasable Programmable Logic Devices (EPLDs) in which CMOS EPROM cells are used to configure logic functions within the devices. The MAX architecture is 100% user configurable, allowing the devices to accommodate a variety of independent logic functions.

The 128 macrocells in the CY7C342 are divided into 8 Logic Array Blocks (LABs), 16 per LAB. There are 256 expander product terms, 32 per LAB, to be used and shared by the macrocells within each LAB. Each LAB is interconnected with a programmable interconnect array, allowing all signals to be routed throughout the chip.

The speed and density of the CY7C342 allows it to be used in a wide range of applications, from replacement of large amounts of 7400 series TTL logic, to complex controllers and multi-function chips. With greater than 25 times the functionality of 20-pin PLDs, the CY7C342 allows the replacement of

over 50 TTL devices. By replacing large amounts of logic, the CY7C342 reduces board space, part count, and increases system reliability.

The CY7C345 packs the same LSI density of the CY7C342 into a smaller, 40-pin DIP or 44-pin HLCC package. Designed for applications in which large amounts of logic must be packed into a very small area, the CY7C345 is ideally suited for applications which require large amounts of buried logic. It has the same number of macrocells and expanders as the CY7C342, and a programmable interconnect array to allow communications between the LABs. Each LAB has an I/O block, with LABs A, D, E and H having four bidirectional tri-stateable I/O pins, and the rest having three I/O pins. Like all other EPLDs in the MAX family, these I/O pins support dual feedback. In this way any macrocells may be buried, with only the output of macrocells needed off-chip connected to I/O pins.




MAX and MAX + PLUS are trademarks of Altera Corporation




# Selection Guide

		7C342-30 7C345-30	7C342-35 7C345-35	7C342-40 7C345-40
Maximum Access Time (ns)		30	35	40
Maximum Operating	Commercial	310	310	
Current (mA)	Military		320	320
Maximum Standby	Commercial	200	200	
Current (mA)	Military		240	240


# Pin Configurations



# PGA Bottom View



0175-4



### 0175-6

# **Logic Array Blocks**

There are eight logic array blocks in the CY7C342 and CY7C345. Each LAB consists of a macrocell array containing 16 macrocells, an expander product term array containing 32 expanders, and an I/O block. The LAB is fed by the programmable interconnect array and the dedicated input bus. All macrocell feedbacks go to the macrocell array, the expander array, and the programmable interconnect array. Expanders feed themselves and the macrocell array. All I/O feedbacks go to the programmable interconnect array so that they may be accessed by macrocells in other LABs as well as the macrocells in the LAB in which they are situated.

Externally, the CY7C342 provides eight dedicated inputs, one of which may be used as a system clock. There are 52 I/O pins which may be individually configured for input, output, or bidirectional data flow.

The CY7C345 is internally identical to the CY7C342, but is packaged in a 40-pin DIP or 44-pin J-lead package. It has 8 dedicated inputs, and pin #31 may be used as a system clock. There are 28 I/O pins which may be individually configured for input, output, or bidirectional flow.






Figure 3. CY7C342/CY7C345 Internal Timing Model

#### THE THE TANK TANKS

Design Recommendations

The Programmable Interconnect Array (PIA) solves interconnect limitations by routing only the signals needed by each logic array block. The inputs to the PIA are the outputs of every macrocell within the device and the I/O pin

Programmable Interconnect Array

feedback of every pin on the device.

Unlike masked or programmable gate arrays, which induce variable delay dependent on routing, the PIA has a fixed delay. This eliminates undesired skews among logic signals, which may cause glitches in internal or external logic. The fixed delay, regardless of programmable interconnect array configuration, simplifies design by assuring that internal signal skews or races are avoided. The result is ease of design implementation, often in a single pass, without the multiple internal logic placement and routing iterations required for a programmable gate array to achieve design timing objectives.

# **Timing Delays**

Timing delays within the CY7C342 and CY7C345 may be easily determined using MAX+PLUSTM software or by the model shown in Figure 3. The CY7C342 and CY7C345 have fixed internal delays, allowing the user to determine the worst case timing delays for any design. For complete timing information the MAX+PLUS software provides a timing simulator.

Operation of the devices described herein with conditions above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this data sheet is not implied. Exposure to absolute maximum ratings conditions for extended periods of time may affect device reliability. The CY7C342 and CY7C345 contain circuitry to protect device pins from high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages.

For proper operation, input and output pins must be constrained to the range GND  $\leq (V_{IN} \, \text{or} \, V_{OUT}) \leq V_{CC}.$  Unused inputs must always be tied to an appropriate logic level (either  $V_{CC} \, \text{or} \, GND).$  Each set of  $V_{CC} \, \text{and} \, GND$  pins must be connected together directly at the device. Power supply decoupling capacitors of at least 0.2  $\mu F$  must be connected between  $V_{CC}$  and GND. For the most effective decoupling, each  $V_{CC}$  pin should be separately decoupled to GND, directly at the device. Decoupling capacitors should have good frequency response, such as monolithic ceramic types.



# **Design Security**

The CY7C342 and CY7C345 contain a programmable design security feature that controls the access to the data programmed into the device. If this programmable feature is used, a propriety design implemented in the device cannot be copied or retrieved. This enables a high level of design control to be obtained since programmed data within EPROM cells is invisible. The bit that controls this function, along with all other program data, may be reset simply by erasing the device.




Figure 4. I<sub>CC</sub> vs f<sub>MAX</sub>




Figure 5. Output Drive Current

The CY7C342 and CY7C345 are fully functionally tested and guaranteed through complete testing of each programmable EPROM bit and all internal logic elements thus ensuring 100% programming yield.

The erasable nature of these devices allows test programs to be used and erased during early stages of the production flow. The devices also contain on-board logic test circuitry to allow verification of function and AC specification once encapsulated in non-windowed packages.

# **Timing Considerations**

Unless otherwise stated, propagation delays do not include expanders. When using expanders add the maximum expander delay text to the overall delay. Similarly, there is an additional tplA delay for an input from an I/O pin when compared to a signal from a straight input pin.

When calculating synchronous frequencies, use  $t_{S1}$  if all inputs are on dedicated input pins. The parameter  $t_{S2}$  should be used if data is applied at an I/O pin. If  $t_{S2}$  is greater than  $t_{CO_1}$ ,  $1/t_{S_2}$  becomes the limiting frequency in the data path mode unless  $1/(t_{WH} + t_{WL})$  is less than  $1/t_{S2}$ .

When expander logic is used in the data path, add the appropriate maximum expander delay,  $t_{\rm EXP}$  to  $t_{\rm S_1}$ . Determine which of  $1/(t_{\rm WH}+t_{\rm WL})$ ,  $1/t_{\rm CO_1}$ , or  $1/(t_{\rm EXP}+t_{\rm S_1})$  is the lowest frequency. The lowest of these frequencies is the maximum data path frequency for the synchronous configuration.

When calculating external asynchronous frequencies, use  $t_{AS_1}$  if all inputs are on the dedicated input pins. If any data is applied to an I/O pin,  $t_{AS_2}$  must be used as the required set up time. If  $(t_{AS_2} + t_{AH})$  is greater than  $t_{ACO_1}$ ,  $1/(t_{AS_2} + t_{AH})$  becomes the limiting frequency in the data path mode unless  $1/(t_{AWH} + t_{AWL})$  is less than  $1/(t_{AS_2} + t_{AH})$ .

When expander logic is used in the data path, add the appropriate maximum expander delay,  $t_{\rm EXP}$  to  $t_{\rm AS_1}$ . Determine which of  $1/(t_{\rm AWH}+t_{\rm AWL})$ ,  $1/(t_{\rm ACO_1})$ , or  $1/(t_{\rm EXP}+t_{\rm AS_1})$  is the lowest frequency. The lowest of these frequencies is the maximum data path frequency for the asynchronous configuration.

The parameter  $t_{OH}$  indicates the system compatibility of this device when driving other synchronous logic with positive input hold times, which is controlled by the same synchronous clock. If  $t_{OH}$  is greater than the minimum required input hold time of the subsequent synchronous logic, then the devices are guaranteed to function properly with a common synchronous clock under worst-case environmental and supply voltage conditions.

The parameter t<sub>AOH</sub> indicates the system compatibility of this device when driving subsequent registered logic with a positive hold time and using the same clock as the CY7C342.

In general, if tAOH is greater than the minimum required input hold time of the subsequent logic (synchronous or asynchronous) then the devices are guaranteed to function properly under worst-case environmental and supply voltage conditions, provided the clock signal source is the same. This also applies if expander logic is used in the clock signal path of the driving device, but not for the driven device. This is due to the expander logic in the second device's clock signal path adding an additional delay (tEXP) causing the output data from the preceding device to change prior to the arrival of the clock signal at the following device's register.

0175 - 9

0175-8

DC Program Voltage..... -2.0V to +13.5V



**Maximum Ratings** 

(Above which the useful life may be impaired. For user guidelin	es, not tested.)
Storage Temperature65°C to +150°C	DC Program
Ambient Temperature with Power Applied0°C to +70°C	Operating
Maximum Junction Temperature (Under Bias)	Range
Supply Voltage to Ground Potential $\dots -2.0V$ to $+7.0V$	Commercia
Maximum Power Dissipation	Industria
DC V <sub>CC</sub> or GND Current500 mA	Military
DC Output Current, per Pin25 mA to +25 mA	<u> </u>
DC Input Voltage[1] $\dots -2.0V$ to $+7.0V$	

# **Operating Range**

Range	Ambient Temperature	$\mathbf{v}_{\mathbf{c}\mathbf{c}}$
Commercial	0°C to +70°C	5V ±5%
Industrial	-40°C to +85°C	5V ± 10%
Military	-55°C to +125°C (Case)	5V ± 10%

# Electrical Characteristics Over the Operating Range<sup>[2]</sup>

Parameters	Description	Test Conditions	Test Conditions		Max.	Units
V <sub>OH</sub>	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -4.0 \text{ mA}$		2.4		v
V <sub>OL</sub>	Output LOW Voltage	$V_{CC} = Min., I_{OL} = 8 mA$			0.45	v
V <sub>IH</sub>	Input HIGH Level				$V_{\rm CC} + 0.3$	v
V <sub>IL</sub>	Input LOW Level				0.8	v
I <sub>IX</sub>	Input Current	$GND \leq V_{IN} \leq V_{CC}$	-10	+10	μΑ	
I <sub>OZ</sub>	Output Leakage Current	$V_O = V_{CC}$ or GND			+40	μΑ
I <sub>OS</sub>	Output Short Circuit Current	$V_{CC} = Max., V_{OUT} = GND$		-30	-90	mA
	Power Supply	$V_{I} = V_{CC}$ or GND (No Load)	Commercial		200	mA
$I_{CC_1}$	Current (Standby)	$V_{\rm I} = V_{\rm CC}$ or GND (No Load)  Military			240	mA
-	Power Supply	V <sub>I</sub> = V <sub>CC</sub> or GND (No Load) Commercial			310	mA
$I_{CC_2}$	Current[3]	$f = 1.0 \mathrm{MHz^{[3]}}$	Military		320	mA

Capacitance<sup>[4]</sup>

Parameters	Description	Test Conditions	Max.	Units
C <sub>IN</sub>	Input Capacitance	$V_{IN} = 2V, f = 1.0 MHz$	10	pF
C <sub>OUT</sub>	Output Capacitance	$V_{OUT} = 2.0V, f = 1.0 MHz$	12	P-

### Notes:

- 1. Minimum DC input is -0.3V. During transitions, the inputs may undershoot to -2.0V for periods less than 20 ns.
- 2. Typical values are for  $T_A = 25^{\circ}C$  and  $V_{CC} = 5V$ .

- 3. This parameter is measured with device programmed as a 16-bit counter in each LAB. This parameter is tested periodically by sampling production material.
- 4. Figure 1a test load used for all parameters except tER and tEA. Figure 1b test load used for ter and tea. All external timing parameters are measured referenced to external pins of the device.

# AC Test Loads and Waveforms<sup>[4]</sup>






Figure 1a

Figure 1b

THÉVENIN EQUIVALENT (Commercial/Military) Equivalent to:







External Synchronous Switching Characteristics<sup>[4]</sup> Over Operating Range

Parameters	Description	Description CY7C342-3 CY7C345-3						CY7C342-40 CY7C345-40	
			Min.	Max.	Min.	Max.	Min.	Max.	1
$t_{PD_1}$	Dedicated Input to Combinatorial	Com'l		30		35			
	Output Delay <sup>[5]</sup>	Mil			[	35		40	ns
$t_{PD_2}$	I/O Input to Combinatorial	Com'l		45		55			
	Output Delay[6]	Mil				55		65	ns
t <sub>PD3</sub>	Dedicated Input to Combinatorial	Com'l		44		55			
123	Output Delay with Expander Delay <sup>[7]</sup>	Mil				55		65	ns
tPD4	I/O Input to Combinatorial	Com'l		60		75	· · · · · · · · · · · · · · · · · · ·		
	Output Delay with Expander Delay[8]	Mil				75		90	ns
tEA	Input to Output Enable Delay[5]	Com'1		30		35			
		Mil				35		40	ns
ter	Input to Output Disable Delay[5]	Com'l		30		35			
		Mil				35		40	ns
t <sub>CO1</sub>	Synchronous Clock Input to	Com'l		16		20			
	Output Delay	Mil				20		23	ns
t <sub>CO2</sub>	Synchronous Clock to Local	Com'l		35		42	-		
	Feedback to Combinatorial Output <sup>[9]</sup>	Mil				42		50	ns
t <sub>S1</sub>	Dedicated Input or Feedback Setup Time	Com'l	22		25				
-51	to Synchronous Clock Input[5, 10]	Mil			25		28		ns
t <sub>S2</sub>	I/O Input Setup Time to Synchronous Clock Input <sup>[5]</sup>	Com'l	39		45	-			
-32		Mil			45		52		ns
t <sub>H</sub>	Input Hold Time from Synchronous Clock Input <sup>[5]</sup>	Com'l	0		0			-	
-11		Mil		-	0		0		ns
twn	Synchronous Clock Input High Time	Com'l	10		12.5				
·WH	Sylemonous Clock Input Tigh Time	Mil			12.5		15		ns
twL	Synchronous Clock Input Low Time	Com'l	10		12.5				
	- Synomonous Clock Input Low Time	Mil			12.5		15		ns
tRW	Asynchronous Clear Width <sup>[5]</sup>	Com'l	30		35				
·KW	113yhemonous elear width-1	Mil		-,	35		40		ns
trr	Asynchronous Clear Recovery Time[5]	Com'l	30		35				
-KK		Mil			35		40		ns
tRO	Asynchronous Clear to Registered	Com'l		30		35			
-RO	Output Delay <sup>[5]</sup>	Mil				35		40	ns
tpw	Asynchronous Preset Width[5]	Com'l	30		35				-
-1 <b>W</b>		Mil			35		40		ns
tPR	Asynchronous Preset Recovery Time <sup>[5]</sup>	Com'l	30		35				-
TK	2. 2. 2. 2. 2. 2. 2. 2. 2. 2. 2. 2. 2. 2	Mil			35	<u> </u>	40		ns
<sup>t</sup> PO	Asynchronous Preset to Registered	Com'l		30		35			
	Output Delay[5]	Mil				35		40	ns
CF	Synchronous Clock to Local	Com'l		3		6	<del></del>		
C1.	Feedback Input[11]	Mil				6		9	ns
t <b>p</b>	External Synchronous Clock Period	Com'l	38		45				
·r	$(t_{CO_1} + t_{S_1})$	Mil			45		51		ns



# External Synchronous Switching Characteristics [4] Over Operating Range (Continued)

Parameters	Description		CY7C342-30 CY7C345-30		CY7C342-35 CY7C345-35		CY7C342-40 CY7C345-40		Units
			Min.	Max.	Min.	Max.	Min.	Max.	
f. c. rr	External Feedback Maximum Frequency	Com'l	26.3		22.2				MHz
f <sub>MAX1</sub>	$(1/(t_{CO_1} + t_{S_1}))^{[12]}$				22.2		19.6		
c	Internal Local Feedback Maximum Frequency, lesser of $1/(t_{S_1} + t_{CF})$ or $(1/t_{CO_1})^{[13]}$	Com'l	40.0		32.2				MHz
IMAX <sub>2</sub>		Mil			32.2		28.5		.,,,,,,
<b>C</b>	Data Path Maximum Frequency, least of	Com'l	45.4		40.0				MHz
$f_{MAX_3}$	$(1/(t_{WL} + t_{WH})), (1/(t_{S_1} + t_H)) \text{ or } (1/t_{CO_1})^{[14]}$	Mil			40.0		33.3		141112
F	Maximum Register Toggle Frequency	Com'l	50.0		40.0				MHz
f <sub>MAX4</sub>	$(1/(t_{WL} + t_{WH})^{[15]})$				40.0		33.3		141112
	Output Data Stable Time from	Com'l	3		3				ns
toh	Synchronous Clock Input <sup>[16]</sup>				3		3		

#### Notes:

- 5. This specification is a measure of the delay from input signal applied to a dedicated input, (68-pin PLCC input pin 1, 2, 32, 34, 35, 66, or 68) to combinatorial output on any output pin. This delay assumes no expander terms are used to form the logic function.
  When this note is applied to any parameter specification it indicates that the signal (data, asynchronous clock, asynchronous clear, and/or asynchronous preset) is applied to a dedicated input only and no signal path (either clock or data) employs expander logic.
  If an input signal is applied to an L/O pin an additional delay equal to tplA should be added to the comparable delay for a dedicated input. If expanders are used add the maximum expander delay tEXP to the overall delay for the comparable delay without expanders.
- 6. This specification is a measure of the delay from input signal applied to an I/O macrocell pin to any output. This delay assumes no expander terms are used to form the logic function.
- 7. This specification is a measure of the delay from an input signal applied to a dedicated input, (68-pin PLCC input pin 1, 2, 32, 34, 35, 36, 66, or 68) to combinatorial output on any output pin. This delay assumes expander terms are used to form the logic function and includes the worst-case expander logic delay for one pass through the expander logic.
- 8. This specification is a measure of the delay from an input signal applied to an I/O macrocell pin to any output. This delay assumes expander terms are used to form the logic function and includes the worst case expander logic delay for one pass through the expander logic. This parameter is tested periodically by sampling production material.
- 9. This specification is a measure of the delay from synchronous register clock to internal feedback of the register output signal to the input of the LAB logic array and then to a combinatorial output. This delay assumes no expanders are used, register is synchronously clocked and all feedback is within the same LAB. This parameter is tested periodically by sampling production material.

- If data is applied to an I/O input for capture by a macrocell register, the I/O pin input set-up time minimums should be observed. These parameters are ts<sub>2</sub> for synchronous operation and t<sub>AS2</sub> for asynchronous operation.
- 11. This specification is a measure of the delay associated with the internal register feedback path. This is the delay from synchronous clock to LAB logic array input. This delay plus the register set-up time, t<sub>31</sub>, is the minimum internal period for an internal synchronous state machine configuration. This delay is for feedback within the same LAB. This parameter is tested periodically by sampling production material.
- 12. This specification indicates the guaranteed maximum frequency, in synchronous mode, at which a state machine configuration with external feedback can operate. It is assumed that all data inputs and feedback signals are applied to dedicated inputs. All feedback is assumed to be local originating within the same LAB.
- 13. This specification indicates the guaranteed maximum frequency at which a state machine with internal only feedback can operate. If register output states must also control external points, this frequency can still be observed as long as this frequency is less than 1/t<sub>CO1</sub>.
- 14. This frequency indicates the maximum frequency at which the device may operate in data path mode (dedicated input pin to output pin). This assumes data input signals are applied to dedicated input pins and no expander logic is used. If any of the data inputs are I/O pins, ts2 is the appropriate ts for calculation.
- 15. This specification indicates the guaranteed maximum frequency, in synchronous mode, at which an individual output or buried register can be cycled by a clock signal applied to the dedicated clock input pin.
- 16. This parameter indicates the minimum time after a synchronous register clock input that the previous register output data is maintained on the output pin.



# External Asynchronous Switching Characteristics [4] Over Operating Range

Parameters	rs Description			342-30 345-30		342-35 345-35		342-40 345-40	Units
			Min.	Max.	Min.	Max.	Min.	Max.	]
t <sub>ACO1</sub>	Asynchronous Clock Input to	Com'l		30		35			ns
-4601	Output Delay <sup>[5]</sup>					35		45	1 118
tACO2	Asynchronous Clock Input to Local	Com'l		46		55			ns
-ACO2	Feedback to Combinatorial Output <sup>[17]</sup>	Mil				55		64	l iis
t <sub>AS1</sub>	Dedicated Input or Feedback Setup Time to	Com'l	10		10				ns
-A31	Asynchronous Clock Input <sup>[5]</sup>	Mil			10		10		l iis
$t_{AS_2}$	I/O Input Setup Time to Asynchronous	Com'l	27		30				ns
-A32	Clock Input <sup>[5]</sup>	Mil			30		33		i iis
taH	Input Hold Time from Asynchronous	Com'l	15		15				
-All	Clock Input <sup>[5]</sup>	Mil			15		15		ns
t <sub>AWH</sub>	Asynchronous Clock Input High Time <sup>[5]</sup>	Com'l	25		30				ns
-AWII	Tasymonous crook input ingli inno-	Mil			30		35		
tAWL	Asynchronous Clock Input Low Timely	Com'l	25		30				ns
AWL		Mil			30		35		113
tACF	Asynchronous Clock to Local	Com'l		18		22			ns
ACI	Feedback Input <sup>[18]</sup>	Mil				22		26	115
tAP	External Asynchronous Clock Period	Com'l	50		60				
-A1	$(t_{ACO_1} + t_{AS_1})$ or $(t_{AWH} + t_{AWL})$	Mil			60		70		ns
fMAXA1	External Feedback Maximum Frequency in	Com'l	20		16.6				MHz
-WAXAI	Asynchronous Mode (1/t <sub>AP</sub> )[19]	Mil			16.6		14.2		МПZ
fMAXA2	Maximum Internal Asynchronous	Com'l	20		16.6				MHz
-MAXA2	Frequency <sup>[22]</sup>	Mil			16.6		14.2		WIIIZ
f <sub>MAXA3</sub>	Data Path Maximum Frequency in	Com'l	20		16.6				MHz
-MAAA3	Asynchronous Mode <sup>[21]</sup>	Mil			16.6		14.2		MITIZ
f <sub>MAXA4</sub>	Maximum Asynchronous Register Toggle	Com'l	20		16.6				MHz
-MAAA4	Frequency 1/(t <sub>AWH</sub> + t <sub>AWL</sub> ) <sup>[20]</sup>	Mil			16.6		14.2		IVLTIZ
taoh	Output Data Stable Time from	Com'l	15		15				70
AOII	Asynchronous Clock Input <sup>[23]</sup>	Mil			15		15		ns

#### Notes:


- 17. This specification is a measure of the delay from an asynchronous register clock input to internal feedback of the register output signal to the input of the LAB logic array and then to a combinatorial output. This delay assumes no expanders are used in the logic of combinatorial output or the asynchronous clock input. The clock signal is applied to the dedicated clock input pin and all feedback is within a single LAB. This parameter is tested periodically by sampling production material.
- 18. This specification is a measure of the delay associated with the internal register feedback path for an asynchronous clock to LAB logic array input. This delay plus the asynchronous register setup time, tAS1, is the minimum internal period for an internal asynchronously clocked state machine configuration. This delay is for feedback within the same LAB, assumes no expander logic in the clock path and assumes that the clock input signal is applied to a dedicated input pin. This parameter is tested periodically by sampling production material.
- 19. This specification indicates the guaranteed maximum frequency at which an asynchronously clocked state machine configuration with external feedback can operate. It is assumed that all data inputs, clock inputs, and feedback signals are applied to dedicated inputs and that no expander logic is employed in the clock signal path or data path.

- 20. This specification indicates the guaranteed maximum frequency at which an individual output or buried register can be cycled in asynchronously clocked mode by a clock signal applied to an external dedicated input pin.
- 21. This frequency is the maximum frequency at which the device may operate in the asynchronously clocked data path mode. This specification is determined by the least of 1/(t<sub>AWH</sub> + t<sub>AWL</sub>), 1/(t<sub>AS1</sub> + t<sub>AH</sub>) or 1/t<sub>ACO1</sub>. It asssumes data and clock input signals are applied to dedicated input pins and no expander logic is used.
- 22. This specification indicates the guaranteed maximum frequency at which an asynchronously clocked state machine with internal only feedback can operate. This parameter is determined by the lesser of (1/(tACF + tAS)) or (1/(tAWH + tAWL)). If register output states must also control external points, this frequency can still be observed as long as this frequency is less than 1/tACO1.
  - This specification assumes no expander logic is utilized, all data inputs and clock inputs are applied to dedicated inputs, and all state feedback is within a single LAB. This parameter is tested periodically by sampling production material.
- 23. This parameter indicates the minimum time that the previous register output data is maintained on the output after an asynchronous register clock input applied to an external dedicated input pin.




# **Switching Waveforms**

# **External Combinatorial**




0175-13

# **External Synchronous**



0175-14

# **External Asynchronous**



0175-15



Internal Switching Characteristics [1] Over Operating Range

Parameters	Description		CY7C342-30 CY7C345-30			342-35 345-35		342-40 345-40	Unit	
			Min.	Max.	Min,	Max.	Min.	Max.		
t <sub>IN</sub>	Dedicated Input Pad and	Com'l		7		9			ns	
IN	Buffer Delay	Mil				9		11		
tro	I/O Input Pad and Buffer Delay	Com'l		6		9			ns	
t <sub>IO</sub>	1/O Input I ad and Bunci Belay	Mil				9		12		
	Expander Array Delay	Com'l		14		20			ns	
tEXP	Expander Array Delay	Mil				20		25		
	Logic Array Data Delay	Com'l		14		16			ns	
tLAD	Logic Array Data Delay	Mil				16		18		
	Laria Array Cartaal Dalay	Com'l		12		13			ns	
tLAC	Logic Array Control Delay	Mil				13		14	1 113	
	0	Com'l		5		6				
tOD	Output Buffer and Pad Delay <sup>[24]</sup>	Mil				6		7	ns	
	2 2 2 1 2 1 2 1 2 1	Com'l		11		13				
$t_{ZX}$	Output Buffer Enable Delay <sup>[25]</sup>	Mil				13		15	ns	
	To d	Com'l		11		13				
$t_{XZ}$	Output Buffer Disable Delay <sup>[26]</sup>	Mil	<del> </del>			13		15	ns	
	Register Setup Time Relative to	Com'l	8		10		-			
t <sub>RSU</sub>	Clock Signal at Register	Mil	<del>  </del>		10		12		ns	
	Register Hold Time Relative to	Com'l	8		10		- 12	-		
t <sub>RH</sub>	Clock Signal at Register	Mil	-		10		12		ns	
		Com'l		4	10	4	12			
tLATCH	Flow Through Latch Delay	Mil		<b>-</b>		4		4	ns	
		<del></del>		2	-	2		+ -		
$t_{RD}$	Register Delay	Com'l	<del> </del>	<u> </u>		2	-	2	ns	
		Mil	ļ	4	<del>                                     </del>	4	<b>-</b>		+-	
t <sub>COMB</sub>	Transparent Mode Delay <sup>[27]</sup>	Com'l		4		4		4	ns	
		Mil			10.5	4		4		
t <sub>CH</sub>	Clock High Time	Com'l	10	-	12.5				ns	
		Mil			12.5		15			
tCL	Clock Low Time	Com'l	10		12.5				ns	
		Mil			12.5		15			
t <sub>IC</sub>	Asynchronous Clock Logic Delay	Com'l		16	ļ	18			ns	
-ie		Mil		ļ		18		20		
t <sub>ICS</sub>	Synchronous Clock Delay	Com'l		2		3			ns	
-105		Mil				3		4		
$t_{FD}$	Feedback Delay	Com'l		1		2			ns	
·FD	1 0000001 2 0100y	Mil				2		3		
tPRE	Asynchronous Register	Com'l		6		7			ns	
PKE	Preset Time	Mil				7		8		
tarn	Asynchronous Register	Com'l		6		7			8 ns	
tCLR	Clear Time	Mil				7		8		
t	Asynchronous Preset and	Com'l	6		7					
tPCW	Clear Pulse Width	Mil			7		8			
	Asynchronous Preset and Clear	Com'l	6		7				ns	
tPCR	Recovery Time	Mil			7		8			
	Programmable Interconnect	Com'l	<u> </u>	16		20	1			
tPIA	Array Delay Time	Mil	<del>                                     </del>	<del> </del>	<u> </u>	20		24	ns	


<sup>24.</sup>  $t_{OD}$  is specified with  $C_L=35$  pF. 25.  $t_{ZX}$  is specified with  $C_L=35$  pF. Sample tested only for an output change of 500 mV.

 $<sup>26.\</sup> t_{XZ}$  is specified with  $C_L=5\ pF.$  27. This specification guarantees the maximum combinatorial delay associated with the macrocell register bypass when the macrocell is configured for combinatorial operation.




# Switching Waveforms (Continued)


# **Internal Combinatorial**



### **Internal Asynchronous**




# **Internal Synchronous**



0175-18

# Switching Waveforms (Continued)

# **Internal Synchronous**



# 0175-19

# **Ordering Information**

Speed (ns)	Ordering Code Packag		Operating Range
30	CY7C342-30HC	H81	Commercial
	CY7C342-30JC	J81	]
	CY7C342-30RC	R68	]
	CY7C342-30GC	G68	]
35	CY7C342-35HC	H81	Commercial
	CY7C342-35JC	J81	]
	CY7C342-35RC	R68	
	CY7C342-35GC	G68	
	СҮ7С342-35НМВ	H81	Military
	CY7C342-35RMB	R68	
40	СҮ7С342-40НС	H81	Commercial
	CY7C342-40JC	J81	
	CY7C342-40RC	R68	
	CY7C342-40GC	G68	
	CY7C342-40HMB	H81	Military
	CY7C342-40RMB	R68	

Speed (ns)	Ordering Code	Package Type	Operating Range
30	CY7C345-30HC	H67	Commercial
	CY7C345-30JC	J67	
35	CY7C345-35HC	H67	Commercial
	CY7C345-35JC	J67	
	CY7C345-35HMB	H67	Military
40	CY7C345-40HC	H67	Commercial
	CY7C345-40JC	J67	
	СҮ7С345-40НМВ	H67	Military