



CYPRESS SEMICONDUCTOR

## PRELIMINARY

**CY7C371**

T. 46-19-07

## 32-Macrocell FLASH PLD

## Features

- **32 macrocells in two logic blocks**
- **32 I/O pins**
- **6 dedicated inputs including 2 clock pins**
- **No hidden delays**
- **High speed**
  - $t_{PD} = 10\text{ ns}$
  - $t_S = 7.5\text{ ns}$
  - $t_{CO} = 7.5\text{ ns}$
- **Electrically alterable FLASH technology**
- **Available in 44-pin PLCC, CLCC, and LCC packages**
- **Pin compatible with the CY7C372**

## Functional Description

The CY7C371 is a FLASH Erasable Programmable Logic Device (EPLD) and is part of the FLASH370 family of high-density, high-speed PLDs. Like all members of the FLASH370 family, the CY7C371 is designed to bring the ease of use and high performance of the 22V10 to high-density PLDs.

The 32 macrocells in the CY7C371 are divided between two logic blocks. Each logic block includes 16 macrocells, a 72 x 86 product term array, and an intelligent product term allocator.


The logic blocks in the FLASH370 architecture are connected with an extremely fast and predictable routing resource—the Programmable Interconnect Matrix

(PIM). The PIM brings flexibility, routability, speed, and a uniform delay to the interconnect.

Like all members of the FLASH370 family, the CY7C371 is rich in I/O resources. Each macrocell in the device features an associated I/O pin, resulting in 32 I/O pins on the CY7C371. In addition, there are four dedicated inputs and two input/clock pins.

Finally, the CY7C371 features a very simple timing model. Unlike other high-density PLD architectures, there are no hidden speed delays such as fanout effects, interconnect delays, or expander delays. Regardless of the number of resources used or the type of application, the timing parameters on the CY7C371 remain the same.

### Logic Block Diagram



## Selection Guide

		7C371-10	7C371-12	7C371-15	7C371-20
Maximum Propagation Delay, $t_{PD}$ (ns)		10	12	15	20
Maximum Operating Current, $I_{CC2}$ (mA)	Commercial	240	240	240	
	Military		260	260	260
Maximum Standby Current, $I_{CC1}$ (mA)	Commercial	200	200	200	
	Military		220	220	220


Shaded area contains advanced information.



## PRELIMINARY

## CY7C371

### Pin Configuration



### Logic Block

The number of logic blocks distinguishes the members of the FLASH370 family. The CY7C371 includes two logic blocks. Each logic block is constructed of a product term array, a product term allocator, and 16 macrocells.

#### Product Term Array

The product term array in the FLASH370 logic block includes 36 inputs from the PIM and outputs 86 product terms to the product term allocator. The 36 inputs from the PIM are available in both positive and negative polarity, making the overall array size 72x86. This large array in each logic block allows for very complex functions to be implemented in a single pass through the device.

### Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature	– 65°C to +150°C
Ambient Temperature with Power Applied	– 55°C to +125°C
Supply Voltage to Ground Potential	– 0.5V to +7.0V
DC Voltage Applied to Outputs in High Z State	– 0.5V to +7.0V
DC Input Voltage	– 0.5V to +7.0V
DC Program Voltage	12.5V

### Product Term Allocator

The product term allocator is a dynamic, configurable resource that shifts product terms to macrocells that require them. Any number of product terms between 0 and 16 inclusive can be assigned to any of the logic block macrocells (this is called product term steering). Furthermore, product terms can be shared among multiple macrocells. This means that product terms that are common to more than one output can be implemented in a single product term. Product term steering and product term sharing help to increase the effective density of the FLASH370 PLDs. Note that product term allocation is handled by software and is invisible to the user.

### I/O Macrocell

Each of the macrocells on the CY7C371 has a separate associated I/O pin. The input to the macrocell is the sum of between 0 and 16 product terms from the product term allocator. The macrocell includes a register that can be optionally bypassed. It also has polarity control, and two global clocks to trigger the register. The macrocell also features a separate feedback path to the PIM so that the register can be buried if the I/O pin is used as an input.

### Programmable Interconnect Matrix

The Programmable Interconnect Matrix (PIM) connects the two logic blocks on the CY7C371 to the inputs and to each other. All inputs (including feedbacks) travel through the PIM. There is no speed penalty incurred by signals traversing the PIM.

### Design Tools

Development software for the CY7C371 is available from Cypress's *Warp2* and *Warp3* software packages. Both of these products are based on the IEEE-standard VHDL language. Cypress also actively supports third-party design tools such as ABEL, CUPL, MINC, and LOGiC. Please contact your local Cypress representative for further information.

Output Current into Outputs (LOW)	16 mA
Static Discharge Voltage (per MIL-STD-883, Method 3015)	>2001V
Latch-Up Current	>200 mA

### Operating Range

Range	Ambient Temperature	V <sub>CC</sub>
Commercial	0°C to +70°C	5V ± 5%
Military <sup>[1]</sup>	– 55°C to +125°C	5V ± 10%

### Electrical Characteristics Over the Operating Range<sup>[2]</sup>

Parameter	Description	Test Conditions	Min.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min. I <sub>OH</sub> = –3.2 mA (Com'l/Ind) I <sub>OL</sub> = –2.0 mA (Mil)	2.4		V
					V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min. I <sub>OH</sub> = 16 mA (Com'l/Ind) I <sub>OL</sub> = 12 mA (Mil)		0.5	V
					V
V <sub>IH</sub>	Input HIGH Voltage		2.0	7.0	V
V <sub>IL</sub>	Input LOW Voltage		– 0.5	0.8	V



CYPRESS SEMICONDUCTOR

PRELIMINARY

CY7C371

Electrical Characteristics Over the Operating Range<sup>[2]</sup> (continued)

Parameter	Description	Test Conditions	Min.	Max.	Unit
$I_{IX}$	Input Load Current	$GND \leq V_I \leq V_{CC}$	-10	+10	$\mu A$
$I_{OZ}$	Output Leakage Current	$GND \leq V_O \leq V_{CC}$ , Output Disabled	-50	+50	$\mu A$
$I_{OS}$	Output Short Circuit Current <sup>[3]</sup>	$V_{CC} = \text{Max.}$ , $V_{OUT} = 0.5V$	-30	-90	mA
$I_{CC2}$	Power Supply Current	$V_I = V_{CC}$ or GND, $f = 40 \text{ MHz}$	Com'l	240	mA
			Mil	260	
$I_{CC1}$	Power Supply Current (Standby)	$V_{CC} = \text{Max.}$ , $I_{OUT} = 0 \text{ mA}$ , $f = 0 \text{ mHz}$ , $V_{IN} = GND$ , $V_{CC}$	Com'l	200	mA
			Mil	220	


Capacitance<sup>[4]</sup>

Parameter	Description	Test Conditions	Max.	Unit
$C_{IN}$	Input Capacitance	$V_{IN} = 2.0V$ at $f = 1 \text{ MHz}$	10	pF
$C_{OUT}$	Output Capacitance	$V_{OUT} = 2.0V$ at $f = 1 \text{ MHz}$	12	pF


## Notes:

- $T_A$  is the "instant on" case temperature.
- See the last page of this specification for Group A subgroup testing information.
- Not more than one output should be tested at a time. Duration of the short circuit should not exceed 1 second.  $V_{OUT} = 0.5V$  has been chosen to avoid test problems caused by tester ground degradation.
- Tested initially and after any design or process changes that may affect these parameters.

## AC Test Loads and Waveforms



Equivalent to: THÉVENIN EQUIVALENT





CYPRESS SEMICONDUCTOR

PRELIMINARY

CY7C371

Switching Characteristics Over the Operating Range<sup>5</sup>

Parameter	Description	7C371-10		7C371-12		7C371-15		7C371-20		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Combinatorial Mode Parameters										
t <sub>PD</sub>	Input to Combinatorial Output		10		12		15		20	ns
t <sub>PDL</sub>	Input to Output Through Transparent Input or Output Latch		12		14		17		22	ns
t <sub>PDLL</sub>	Input to Output Through Transparent Input and Output Latches		14		16		19		24	ns
t <sub>EA</sub>	Input to Output Enable		14		16		19		24	ns
t <sub>ER</sub>	Input to Output Disable		14		16		19		24	ns
Input Registered/Latched Mode Parameters										
t <sub>WL</sub>	Clock or Latch Enable Input LOW Time	4		5		6		8		ns
t <sub>WH</sub>	Clock or Latch Enable Input HIGH Time	4		5		6		8		ns
t <sub>IS</sub>	Input Register or Latch Set-Up Time	2		2		3		4		ns
t <sub>IH</sub>	Input Register or Latch Hold Time	2		2		3		4		ns
t <sub>ICO</sub>	Input Register Clock or Latch Enable to Combinatorial Output		14		16		19		24	ns
t <sub>ICOL</sub>	Input Register Clock or Latch Enable to Output Through Transparent Output Latch		16		18		21		26	ns
f <sub>MAX1</sub>	Maximum Frequency of (2) CY7C371s in Input Registered Mode (Lesser of 1/(t <sub>ICO</sub> + t <sub>IS</sub> ) and 1/(t <sub>WL</sub> + t <sub>WH</sub> ))	62.5		55.5		45.4		35.7		MHz
f <sub>MAX2</sub>	Maximum Frequency Data Path in Input Registered/Latched Mode (Least of 1/t <sub>ICO</sub> , 1/(t <sub>WL</sub> + t <sub>WH</sub> ), 1/(t <sub>IS</sub> + t <sub>IH</sub> ))	71.4		62.5		52.6		41.7		MHz
Output Registered/Latched Mode Parameters										
t <sub>CO</sub>	Clock or Latch Enable to Output		7.5		9		12		15	ns
t <sub>S</sub>	Set-Up Time from Input to Clock or Latch Enable	7.5		9		12		15		ns
t <sub>H</sub>	Register or Latch Data Hold Time	0		0		0		0		ns
t <sub>CO2</sub>	Output Clock or Latch Enable to Output Delay (Through Memory Array)		14		16		19		24	ns
t <sub>SCS</sub>	Output Clock or Latch Enable to Output Clock or Latch Enable (Through Memory Array)	10		12		15		20		ns
t <sub>SL</sub>	Set-Up Time from Input Through Transparent Latch to Output Register Clock or Latch Enable	10		12		15		20		ns
t <sub>HL</sub>	Hold Time for Input Through Transparent Latch from Output Register Clock or Latch Enable	0		0		0		0		ns
f <sub>MAX3</sub>	Maximum Frequency of (2) CY7C371s in Output Registered Mode (Lesser of 1/(t <sub>CO</sub> + t <sub>S</sub> ) and 1/(t <sub>WL</sub> + t <sub>WH</sub> ))	66.6		55.5		41.6		33.3		MHz
f <sub>MAX4</sub>	Maximum Frequency Data Path in Output Registered/Latched Mode (Lesser of 1/(t <sub>WL</sub> + t <sub>WH</sub> ), 1/(t <sub>S</sub> + t <sub>H</sub> ), or 1/t <sub>CO</sub> )	125		100		83.3		62.5		MHz
f <sub>MAX5</sub>	Maximum Frequency with Internal Feedback in Output Registered Mode (Least of 1/t <sub>SCS</sub> , 1/(t <sub>S</sub> + t <sub>H</sub> ), or 1/t <sub>CO</sub> ) <sup>[4]</sup>	100		83.3		66.6		50		MHz
Pipelined Mode Parameters										
t <sub>ICS</sub>	Input Register Clock to Output Register Clock	10		12		15		20		ns
f <sub>MAX6</sub>	Maximum Frequency in Pipelined Mode (Least of 1/(t <sub>CO</sub> + t <sub>IS</sub> ), 1/t <sub>ICS</sub> , 1/(t <sub>WL</sub> + t <sub>WH</sub> ), 1/(t <sub>IS</sub> + t <sub>IH</sub> ), or 1/t <sub>SCS</sub> )	100		83.3		66.6		50.0		MHz

Shaded area contains advanced information.

## Note:

5. All AC parameters are measured with 16 outputs switching.



CYPRESS SEMICONDUCTOR

PRELIMINARY

CY7C371


### Switching Characteristics Over the Operating Range<sup>[5]</sup> (continued)

Parameter	Description	7C371-10		7C371-12		7C371-15		7C371-20		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Reset/Preset Parameters										
t <sub>RW</sub>	Asynchronous Reset Width	10		12		15		20		ns
t <sub>RR</sub>	Asynchronous Reset Recovery Time	12		14		17		22		ns
t <sub>RO</sub>	Asynchronous Reset to Output		16		18		21		26	ns
t <sub>PW</sub>	Asynchronous Preset Width	10		12		15		20		ns
t <sub>PR</sub>	Asynchronous Preset Recovery Time	12		14		17		22		ns
t <sub>PO</sub>	Asynchronous Preset to Output		16		18		21		26	ns


Shaded area contains advanced information.

### Switching Waveforms


#### Combinatorial Output



#### Registered Output



#### Latched Output






CYPRESS SEMICONDUCTOR

PRELIMINARY


CY7C371

## Switching Waveforms (continued)


### Registered Input



### Input Clock to Output Clock



### Latched Input






CYPRESS SEMICONDUCTOR

PRELIMINARY

CY7C371


## Switching Waveforms (continued)

### Latched Input and Output




7c371-11

### Asynchronous Reset



7c371-12

### Asynchronous Preset



7c371-13




CYPRESS SEMICONDUCTOR

PRELIMINARY

CY7C371

## Switching Waveforms (continued)

### Output Enable/Disable



7c371-14

## Ordering Information

Speed (ns)	Ordering Code	Package Type	Operating Range
10	CY7C371-10JC	J67	Commercial
12	CY7C371-12JC	J67	Commercial
	CY7C371-12LMB	L67	Military
15	CY7C371-15JC	J67	Commercial
	CY7C371-15LMB	L67	Military
20	CY7C371-20LMB	L67	Military

Shaded areas contain advanced information.

## MILITARY SPECIFICATIONS

### Group A Subgroup Testing

#### DC Characteristics

Parameter	Subgroups
$V_{OH}$	1, 2, 3
$V_{OL}$	1, 2, 3
$V_{IH}$	1, 2, 3
$V_{IL}$	1, 2, 3
$I_{IX}$	1, 2, 3
$I_{OZ}$	1, 2, 3
$I_{CC1}$	1, 2, 3
$I_{CC2}$	1, 2, 3

#### Switching Characteristics

Parameter	Subgroups
$t_{PD}$	7, 8, 9, 10, 11
$t_{PDL}$	7, 8, 9, 10, 11
$t_{PDLL}$	7, 8, 9, 10, 11
$t_{CO}$	7, 8, 9, 10, 11
$t_{ICO}$	7, 8, 9, 10, 11
$t_{ICOL}$	7, 8, 9, 10, 11
$t_S$	7, 8, 9, 10, 11
$t_{SL}$	7, 8, 9, 10, 11
$t_H$	7, 8, 9, 10, 11
$t_{HL}$	7, 8, 9, 10, 11
$t_{IS}$	7, 8, 9, 10, 11
$t_{IH}$	7, 8, 9, 10, 11
$t_{ICS}$	7, 8, 9, 10, 11
$t_{EA}$	7, 8, 9, 10, 11
$t_{ER}$	7, 8, 9, 10, 11

Document #: 38-00212






CYPRESS SEMICONDUCTOR  
**PRELIMINARY**

**CY7C371**

## Package Diagrams

**44-Lead Plastic Leaded Chip Carrier J67**



**44-Square Leadless Chip Carrier L67**  
MIL-STD-1835 C-5

