

# 64-Macrocell Flash PLD

#### **Features**

- 64 macrocells in four logic blocks
- 64 I/O pins
- 6 dedicated inputs including 4 clock pins
- No hidden delays
- High speed
  - $-t_{PD} = 12 \text{ ns}$
  - $-t_S = 9 \text{ ns}$
  - $-t_{CO} = 9 \text{ ns}$
- Electrically alterable Flash technology
- Available in 84-pin PLCC, CLCC, and CPGA packages
- Pin compatible with the CY7C374

#### **Functional Description**

The CY7C373 is a Flash Erasable Programmable Logic Device (EPLD) and is part of the FLASH370 family of high-density, high-speed PLDs. Like all members of the FLASH370 family, the CY7C373 is designed to bring the ease of use and high

performance of the 22V10 to high-density PLDs.

The 64 macrocells in the CY7C373 are divided between four logic blocks. Each logic block includes 16 macrocells, a 72 x 86 product term array, and an intelligent product term allocator.

The logic blocks in the FLASH370 architecture are connected with an extremely fast and predictable routing resource—the Programmable Interconnect Matrix (PIM). The PIM brings flexibility, routability, speed, and a uniform delay to the interconnect.

Like all members of the FLASH370 family, the CY7C373 is rich in I/O resources. Every macrocell in the device features an associated I/O pin, resulting in 64 I/O pins on the CY7C373. In addition, there are four dedicated inputs and two input/clock pins.

Finally, the CY7C373 features a very simple timing model. Unlike other high-density PLD architectures, there are no hidden


speed delays such as fanout effects, interconnect delays, or expander delays. Regardless of the number of resources used or the type of application, the timing parameters on the CY7C373 remain the same.

#### Logic Block

The number of logic blocks distinguishes the members of the FLASH370 family. The CY7C373 includes four logic blocks. Each logic block is constructed of a product term array, a product term allocator, and 16 macrocells.

#### Product Term Array

The product term array in the FLASH370 logic block includes 36 inputs from the PIM and outputs 86 product terms to the product term allocator. The 36 inputs from the PIM are available in both positive and negative polarity, making the overall array size 72 x 86. This large array in each logic block allows for very complex functions to be implemented in single passes through the device.



#### **Selection Guide**


		7C373-12	7C373-15	7C373-20	
Maximum Propagation Delay tpD (ns)		12	15	20	
Maximum Standby Current, I <sub>CC1</sub> (mA)	Commercial	250	250	250	
	Military		300	300	
Maximum Operating Current, I <sub>CC2</sub> (mA)	Commercial	280	280	280	
Current, I <sub>CC2</sub> (mA)	Military		330	330	

Shaded area contains preliminary information.



#### **Pin Configuration**

#### PLCC/CLCC/CQFP Top View



#### Functional Description (continued)

#### Product Term Allocator

The product term allocator is a dynamic, configurable resource that shifts product term resources to macrocells that require them. Any number of product terms between 0 and 16 inclusive can be assigned to any of the logic block macrocells (this is called product term steering). Furthermore, product terms can be shared among multiple macrocells. This means that product terms that are common to more than one output can be implemented in a single product term. Product term steering and product term sharing help to increase the effective density of the FLASH370 PLDs. Note that the product term allocator is handled by software and is invisible to the user.

#### I/O Macrocell

Each of the macrocells on the CY7C373 has a separate I/O pin assoicated with it. In other words, each I/O pin is shared by two macrocells. The input to the macrocell is the sum of between 0 and 16 product terms from the product term allocator. The macrocell includes a register that can be optionally bypassed, polarity control over the input sum-term, and two global clocks to trigger the register. The macrocell also features a separate feedback path to the PIM so that the register can be buried if the I/O pin is used as an input.

#### **Programmable Interconnect Matrix**

The Programmable Interconnect Matrix (PIM) connects the four logic blocks on the CY7C373 to the inputs and to each other. All inputs (including feedbacks) travel through the PIM. There is no speed penalty incurred by signals traversing the PIM.

#### **Development Tools**

Development software for the CY7C373 is available from Cypress's Warp2 and Warp3 software packages. Both of these prod-

ucts are based on the IEEE standard VHDL language. Cypress also supports third-party vendors such as ABEL, CUPL, and LOG/iC. Please contact your local Cypress representative for further information.

#### **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature 65°C to +15	50°C
Ambient Temperature with	
Power Applied 55°C to +12	25°C
Supply Voltage to Ground Potential 0.5V to +	7.0V
DC Voltage Applied to Outputs	
in High Z State 0.5V to +	7.0V
DC Input Voltage 0.5V to +	7.0V
DC Program Voltage	2.5V
Output Current into Outputs	5 mA
Static Discharge Voltage	<b>301V</b>
Latch-Un Current >200	) mA

#### Operating Range

Range	Ambient Temperature	V <sub>CC</sub>
Commercial	0°C to +70°C	5V ± 5%
Military <sup>[1]</sup>	- 55°C to +125°C	5V ± 10%

# CYPRESS SEMICONDUCTOR

# CYPRESS SEMICONDUCTOR PRELIMINARY

CY7C373

#### Electrical Characteristics Over the Operating Range<sup>[2]</sup>

					7C	373	
Parameter	Description	Test Conditions		Min.	Max.	Unit	
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min.	$V_{CC} = Min.$ $I_{OH} = -3.2 \text{ mA (Com'l/Ind)}$		2.4		V
			$I_{OL} = -2.0 \text{ mA}$ (Mil	)			V
V <sub>OL</sub>	Output LOW Voltage	$V_{CC} = Min.$	$I_{OH} = 16 \text{ mA (Com')}$	/Ind)		0.5	V
			$I_{OL} = 12 \text{ mA (Mil)}$				V
V <sub>IH</sub>	Input HIGH Voltage			2.0	7.0	V	
$V_{\Pi L}$	Input LOW Voltage			-0.5	0.8	V	
I <sub>IX</sub>	Input Load Current	$GND \le V_I \le V_{CC}$		- 10	+10	μА	
I <sub>OZ</sub>	Output Leakage Current	$GND \le V_O \le V_{CC}$ , Output Disabled		-50	+50	μА	
IOS	Output Short Circuit Current <sup>[3]</sup>	$V_{CC} = Max., V_{OUT} = 0.5V$		-30	-90	mA	
I <sub>CC1</sub>	Power Supply Current	$ V_{CC} = \text{Max., } I_{OUT} = 0 \text{ mA,} $ $ f = 0 \text{ mHz, } V_{IN} = \text{GND, } V_{CC} $ $ Mil $			250	mA	
	(Standby)				300	1	
I <sub>CC2</sub>	Power Supply Current	$V_I = V_{CC}$ or GND, $f = 40$ MHz Com'i			280	mA	
				Mil		330	


#### Capacitance<sup>[4]</sup>

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	$V_{IN} = 2.0V$ at $f=1$ MHz	10	pF
C <sub>OUT</sub>	Output Capacitance	$V_{OUT} = 2.0V$ at $f = 1$ MHz	12	pF

#### Notes:

- 1. T<sub>A</sub> is the "instant on" case temperature.
- See the last page of this specification for Group A subgroup testing information.
- Not more than one output should be tested at a time. Duration of the short circuit should not exceed 1 second. V<sub>OUT</sub> = 0.5V has been chosen to avoid test problems caused by tester ground degradation.
- Tested initially and after any design or process changes that may affect these parameters.

#### **AC Test Loads and Waveforms**



uivalent to: THÉVENIN EQUIVALENT
99Ω (com'l)
136Ω (mil) 2.08V (com'l)
OUTPUT O 2.13V (mil)



Switching Characteristics Over the Operating Range<sup>[5]</sup>

CYPRESS SEMICONDUCTOR

		7C373-12		7C373-15		7C373-20		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Combinato	orial Mode Parameters			•		<del>1</del>	<del>1</del>	
t <sub>PD</sub>	Input to Combinatorial Output		12		15		20	ns
t <sub>PDL</sub>	Input to Output Through Transparent Input or Output Latch		14		17		22	ns
t <sub>PDLL</sub>	Input to Output Through Transparent Input and Output Latches		16		19		24	ns
tEA	Input to Output Enable		16		19		24	ns
teR	Input to Output Disable		16		19		24	ns
Input Regi	stered/Latched Mode Parameters	<b>1</b> 000000000000000000000000000000000000		L	L	<u>.                                    </u>	<u> </u>	1
twL	Clock or Latch Enable Input LOW Time	5		6		8		ns
t <sub>WH</sub>	Clock or Latch Enable Input HIGH Time	5		6		8		ns
t <sub>IS</sub>	Input Register or Latch Set-Up Time	2		3		4		ns
t <sub>IH</sub>	Input Register or Latch Hold Time	2		3		4		ns
t <sub>ICO</sub>	Input Register Clock or Latch Enable to Combinatorial Output		16		19		24	ns
ticol	Input Register Clock or Latch Enable to Output Through Transparent Output Latch		18		21		26	ns
f <sub>MAX1</sub>	Maximum Frequency of (2) CY7C373s in Input Registered Mode (Lesser of 1/(t <sub>ICO</sub> + t <sub>IS</sub> ) and 1/(t <sub>WL</sub> + t <sub>WH</sub> ))	55.5		45.5		35.7		MHz
f <sub>MAX2</sub>	Maximum Frequency Data Path in Input Registered/Latched Mode (Least of 1/t <sub>ICO</sub> , 1/(t <sub>WL</sub> + t <sub>WH</sub> ), 1/(t <sub>IS</sub> + t <sub>IH</sub> ))	62.5		52.6		41.7		MHz
Output Re	gistered/Latched Mode Parameters		***************************************			L	L	
t <sub>CO</sub>	Clock or Latch Enable to Output		9		12		15	ns
t <sub>S</sub>	Set-Up Time from Input to Clock or Latch Enable	9		12		15		ns
t <sub>H</sub>	Register or Latch Data Hold Time	0		0		0	<u> </u>	ns
t <sub>CO2</sub>	Output Clock or Latch Enable to Output Delay (Through Memory Array)		16		19		24	ns
tscs	Output Clock or Latch Enable to Output Clock or Latch Enable (Through Memory Array)	12		15		20		ns
t <sub>SL</sub>	Set-Up Time from Input Through Transparent Latch to Output Register Clock or Latch Enable	12		15		20		ns
tHL	Hold Time for Input Through Transparent Latch from Output Register Clock or Latch Enable	0		0		0		ns
f <sub>MAX3</sub>	Maximum Frequency of (2) CY7C373s in Output Registered Mode (Lesser of $1/(t_{CO} + t_S)$ and $1/(t_{WL} + t_{WH})$ )	55.5		41.7		33.3		MHz
f <sub>MAX4</sub>	Maximum Frequency Data Path in Output Registered/Latched Mode (Lesser of $1/(t_{WL} + t_{WH})$ , $1/(t_S + t_H)$ , or $1/t_{CO}$ )	100		83.3		62.5		MHz
f <sub>MAX5</sub>	Maximum Frequency with Internal Feedback in Output Registered Mode (Least of 1/t <sub>SCS</sub> , 1/(t <sub>S</sub> + t <sub>H</sub> ), or 1/t <sub>CO</sub> ) <sup>[4]</sup>	83.3		66.6		50		MHz
Pipelined N	Mode Parameters							
t <sub>ICS</sub>	Input Register Clock to Output Register Clock	12		15		20		ns
f <sub>MAX6</sub>	Maximum Frequency in Pipelined Mode (Least of $1/(t_{CO} + t_{IS})$ , $1/t_{ICS}$ , $1/(t_{WL} + t_{WH})$ , $1/(t_{IS} + t_{IH})$ , or $1/t_{SCS}$ )	83.3		66.6		50.0		MHz

Shaded area contains advanced information.

Note:
5. All AC parameters are measured with 16 outputs switching.

# CYPRESS SEMICONDUCTOR CYPRESS SEMICONDUCTOR =

**PRELIMINARY** 


# Switching Characteristics Over the Operating Range<sup>[5]</sup> (continued)

		7C371-12	7C371-15		7C371-20		
Parameter	Description	Min. Max.	Min.	Max.	Min.	Max.	Unit
Reset/Pres	et Parameters			1		<u> </u>	
t <sub>RW</sub>	Asynchronous Reset Width	12	15		20		ns
t <sub>RR</sub>	Asynchronous Reset Recovery Time	14	17		22		ns
t <sub>RO</sub>	Asynchronous Reset to Output	18		21		26	ns
tpW	Asynchronous Preset Width	12	15		20		ns
tPR	Asynchronous Preset Recovery Time	14	17		22		ns
t <sub>PO</sub>	Asynchronous Preset to Output	18		21		26	ns


Shaded area contains advanced information.

#### **Switching Waveforms**


#### **Combinatorial Output**



#### **Registered Output**



#### **Latched Output**




7C373-7

CY7C373

# Switching Waveforms (continued)


Registered Input






7C373-8

#### Input Clock to Output Clock



7C373-9

#### **Latched Input**



7C373-10




CY7C373


# Switching Waveforms (continued)

CYPRESS SEMICONDUCTOR


#### **Latched Input and Output**



#### **Asynchronous Reset**



#### **Asynchronous Preset**




7C373-13

CY7C373

# Switching Waveforms (continued)

CYPRESS SEMICONDUCTOR

#### Output Enable/Disable



7C373-14

#### **Ordering Information**

Speed (ns)	Ordering Code	Package Type	Operating Range
12	CY7C373-12GC	G84	Commercial
	CY7C373-12JC	J83	
15	CY7C373-15GC	G84	Commercial
	CY7C373-15JC	J83	
	СҮ7С373-15ҮМВ	Y84	Military
20	CY7C373-20GC	G84	Commercial
	CY7C373-20JC	J83	
	CY7C373-20YMB	Y84	Military

# MILITARY SPECIFICATIONS Group A Subgroup Testing DC Characteristics

Parameter	Subgroups
V <sub>OH</sub>	1, 2, 3
V <sub>OL</sub>	1, 2, 3
V <sub>IH</sub>	1, 2, 3
V <sub>IL</sub>	1, 2, 3
I <sub>IX</sub>	1, 2, 3
I <sub>OZ</sub>	1, 2, 3
I <sub>CC1</sub>	1, 2, 3
I <sub>CC2</sub>	1, 2, 3

# **Switching Characteristics**

Parameter	Subgroups
t <sub>PD</sub>	7, 8, 9, 10, 11
<sup>t</sup> PDL	7, 8, 9, 10, 11
tPDLL	7, 8, 9, 10, 11
t <sub>CO</sub>	7, 8, 9, 10, 11
t <sub>ICO</sub>	7, 8, 9, 10, 11
t <sub>ICOL</sub>	7, 8, 9, 10, 11
t <sub>S</sub>	7, 8, 9, 10, 11
t <sub>SL</sub>	7, 8, 9, 10, 11
t <sub>H</sub>	7, 8, 9, 10, 11
<sup>t</sup> HL	7, 8, 9, 10, 11
t <sub>IS</sub>	7, 8, 9, 10, 11
t <sub>IH</sub>	7, 8, 9, 10, 11
<sup>t</sup> ICS	7, 8, 9, 10, 11
t <sub>EA</sub>	7, 8, 9, 10, 11
t <sub>ER</sub>	7, 8, 9, 10, 11


Document #: 38-00216

CY7C373


#### **Package Diagrams**

# CYPRESS SEMICONDUCTOR

#### 84-Pin Grid Array (Cavity Up) G84



#### 84-Lead Plastic Leaded Chip Carrier J83





CY7C373

Package Diagrams (continued)

CYPRESS SEMICONDUCTOR

#### 84-Pin Ceramic Leaded Chip Carrier Y84

