CYPRESS SEMICONDUCTOR

PRELIMINARY

CY7C460 CY7C462 CY7C464



Cascadable 8K x 9 FIFO Cascadable 16K x 9 FIFO Cascadable 32K x 9 FIFO

Features

- 8K x 9, 16K x 9, 32K x 9 FIFO buffer memory
- Asynchronous read/write
- High-speed 33.3-MHz read/write independent of depth/width
- Low operating power
 - I_{CC} (max.) = 160 mA (commercial)
 - $-I_{CC}$ (max.) = 165 mA (military)
- Half Full flag in standalone
- Empty and Full flags
- Retransmit in standalone
- Expandable in width and depth
- 5V ± 10% supply
- PLCC, LCC, and 600-mil DIP packaging
- TTL compatible
- Three-state outputs
- Pin compatible to IDT7205 and IDT7206

Functional Description

The CY7C460, CY7C462, and CY7C464 are respectively, 8K, 16K, and 32K words by 9-bit wide first-in-first-out (FIFO) memories. Each FIFO memory is organized such that the data is read in the same sequential order that it was written. Full and Empty flags are provided to prevent overrun and underrun. Three additional pins are also provided to facilitate unlimited expansion in width, depth, or both. The depth expansion technique steers the control signals from one device to another in parallel, thus eliminating the serial addition of propagation delays, so that throughput is not reduced. Data is steered in a similar manner.


The read and write operations may be asynchronous; each can occur at a rate of 33.3 MHz. The write operation occurs when the write (W) signal is LOW. Read occurs when read (R) goes LOW. The nine

data outputs go to the high-impedance state when \overline{R} is HIGH.

A Half Full (HF) output flag is provided that is valid in the standalone (single device) and width expansion configurations. In the depth expansion configuration, this pin provides the expansion out (XO) information that is used to tell the next FIFO that it will be activated.

In the standalone and width expansion configurations, a LOW on the retransmit (\overline{RT}) input causes the FIFOs to retransmit the data. Read enable (\overline{R}) and write enable (\overline{W}) must both be HIGH during a retransmit cycle, and then \overline{R} is used to access the data

The CY7C460, CY7C462, and CY7C464 are fabricated using an advanced 0.8-mi-cron N-well CMOS technology. Input ESD protection is greater than 2000V and latchup is prevented by careful layout, guard rings, and a substrate bias generator.



CYPRESS SEMICONDUCTOR

PRELIMINARY

Selection Guide

		7C460-15 7C462-15 7C464-15	7C460-20 7C462-20 7C464-20	7C460-25 7C462-25 7C464-25	7C460-40 7C462-40 7C464-40
Frequency (MHz)		33.3	33.3	28.5	20
Maximum Access Time (ns)	15	20	25	40
Maximum Operating	Commercial	160		145	125
Current (mA)	Military		165	165	145

Maximum Ratings

Static Discharge Voltage	.>2001V
Latch-Up Current	>200 mA

Operating Range

Range	Ambient Temperature	$ m v_{cc}$
Commercial	0°C to + 70°C	5V ± 10%
Industrial	- 40°C to +85°C	5V ± 10%
Military ^[1]	- 55°C to +125°C	5V ± 10%

				7C4	60-15 62-15 64-15	7C4	60-20 62-20 64-20	7C4	60-25 62-25 64-25	7C4	60-40 62-40 64-40	
Parameter	Description	Test Condi	tions	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
V _{OII}	Output HIGH Voltage	V _{CC} =Min.,I _{OH}	= - 2.0mA	2.4		2.4		2.4		2.4		V
V_{OL}	Output LOW Voltage	$V_{CC} = Min., I_{OL}$	= 8.0 mA		0.4		0.4		0.4	 	0.4	v
V_{IH}	Input HIGH Voltage		Com'l	2.0				2.0		2.0		V
			Mil/Ind			2.2		2.2		2.2		
V_{IL}	Input LOW Voltage				0.8		0.8		0.8		0.8	V
I_{IX}	Input Leakage Current	$GND \leq V_{I} \leq V_{CC}$		-10	+10	-10	+10	-10	+10	-10	+10	μА
I _{OZ}	Output Leakage Current	$\overline{R} \ge V_{IH}, GND \le$	$V_0 \leq V_{CC}$	-10	+10	-10	+10	-10	+10	-10	+10	μА
I _{CC}	Operating Current	$V_{CC} = Max.,$	Com'l[3]		160	_		<u> </u>	145		125	mA
		$I_{OUT} = 0 \text{ mA}$	Mil/Ind[4]				165		165		145	İ
I _{SB1}	Standby Current	All Inputs = V _{IH} Min.	Com'l		25				25		25	mA
			Mil/Ind				30		30		30	i
I _{SB2}	Power-DownCurrent	All Inputs	Com'l		20				20		20	mA
		$V_{CC} = 0.2V$	Mil/Ind				25		25		25	1
I _{OS}	Output Short Circuit Current ^[5]	$V_{CC} = Max., V_O$	_{UT} = GND		-90		90		-90		-90	mA

Notes:

- 1. TA is the "instant on" case temperature.
- See the last page of this specification for Group A subgroup testing information.
- 3. I_{CC} (commercial) = 125 mA + [(f 20) * 2.5 mA/MHz]for $f \ge 20 \text{ MHz}$

where f = the larger of the write or read operating frequency.

4. I_{CC} (military) = 130 mA + [(f - 20) * 2.5 mA/MHz] for $f \ge 20$ MHz

where \bar{f} = the larger of the write or read operating frequency.

- For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 1 second.
- Tested initially and after any design or process changes that may affect these parameters.

5

F0s

■ 2589662 0010757 888 ■ CYP 65E D








Capacitance^[6]

Parameter	Description	Test Conditions	Max.	Unit
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	8	pF
C _{OUT}	Output Capacitance	$V_{CC} = 5.0V$	10	pF

C460-5

(b)

AC Test Loads and Waveforms R1 500℃ R1 500Ω 5V **0**-3.0V · OUTPUT 0-OUTPUT • R2 333Ω. H2 333 Ω 5 pF 30 pF INCLUDING JIG AND SCOPE INCLUDING JIG AND SCOPE



Equivalent to:

THEVENIN EQUIVALENT

C460-4

200Ω

Switching Characteristics Over the Operating Range^[2, 7]

	aracteristics Over the Operating	7C460-15 7C462-15 7C464-15		7C460-20 7C462-20 7C464-20		7C460-25 7C462-25 7C464-25					
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit	
t _{RC}	Read Cycle Time	30		30		35		50		ns	
t _A	Access Time		15		20		25		40	ns	
t _{RR}	Read Recovery Time	10		10		10		10		ns	
t _{PR}	Read Pulse Width	15		20		25		40		ns	
t _{LZR}	Read LOW to Low Z	3		3		3		3		ns	
t _{DVR} [8]	Data Valid After Read HIGH	3		3		3		3		ns	
t _{HZR} [8]	Read HIGH to High Z		15		15		18		25	ns	
twc	Write Cycle Time	30		30		35		50		ns	
t _{PW}	Write Pulse Width	15		20		25		40		ns	
tHWZ	Write HIGH to Low Z	5		5		5		5		ns	
twR	Write Recovery Time	10		10		10		10		ns	
t _{SD}	Data Set-Up Time	11		12		15		20		ns	
t _{HD}	Data Hold Time	0	•	0		0		0		ns	
tMRSC	MR Cycle Time	30		30		35		50		ns	
t _{PMR}	MR Pulse Width	15		20		25		40		ns	
t _{RMR}	MR Recovery Time	10		10		10		10		ns	
t _{RPW}	Read HIGH to MR HIGH	15		20		25		40		ns	
t _{WPW}	Write HIGH to MR HIGH	15		20		25		40		ns	
trtc	Retansmit Cycle Time	30		30		35		50		ns	
tprr	Retransmit Pulse Width	15		20		25		40		ns	
t _{RTR}	Retransmit Recovery Time	10		10		10		10		ns	
t _{EFL}	MR to EF LOW		25		30		35		50	ns	
tHFH	MR to HF HIGH		25		30		35		50	ns	
t _{FFH}	MR to FF HIGH		25		30		35		50	ns	







Switching Characteristics Over the Operating Range^[2,7] (continued)

		7C46	7C460-15 7C462-15 7C464-15		7C460-20 7C462-20 7C464-20		7C460-25 7C462-25 7C464-25		7C460-40 7C462-40 7C464-40	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
t _{REF}	Read LOW to EF LOW		15		20		25		40	ns
tRFF	Read HIGH to FF HIGH		15		20	-	25		40	ns
tweF	Write HIGH to EF HIGH	_	15		20		25		40	ns
twff	Write LOW to FF LOW		15		20		25		40	ns
twHF	Write LOW to HF LOW		25		30		35		50	ns
t _{RHF}	Read HIGH to HF HIGH		25		30		35		50	ns
t _{RAE}	Effective Read from Write HIGH		15		20		25		40	ns
t _{RPE}	Effective Read Pulse Width After EF HIGH	15		20		25	—	40		ns
twar	Effective Write from Read HIGH		15		20		25		40	ns
twpF	Effective Write Pulse Width After FF HIGH	15	<u> </u>	20		25		40		ns
t _{XOL}	Expansion Out LOW Delay from Clock		15		20		25	_	40	ns
tXOH	Expansion Out HIGH Delay from Clock		30	_	35		35		50	ns

Switching Waveforms[9]



D₀-D₈ DATA VALID DATA VALID **Master Reset**



Notes: 7. Te

- Test conditions assume signal transmission time of 5 ns or less, timing reference levels of 1.5V and output loading of the specified IOI/IOH and 30-pF load capacitance, as in part (a) of AC Test Load, unless otherwise specified.
- tHZR and tDVR use capacitance loading as in part (b) of AC Test Load,
- A HIGH-to-LOW transition of either the write or read strobe causes a HIGH-to-LOW transition of the responding flag. Correspondingly, a low-to-high strobe transition causes a LOW-to-HIGH flag transition.
- 10. \overline{W} and $\overline{R} = V_{IH}$ around the rising edge of \overline{MR} .
- 11. $t_{MRSC} = t_{PMR} + t_{RMR}$.

C460-7

C460-8

CY7C460 CY7C462

C460-10


PRELIMINARY






Switching Waveforms







Last Write to First Read Full Flag



Last READ to First WRITE Empty Flag



Retransmit^[12, 13]



Notes:


12. $t_{RTC} = t_{PRT} + t_{RTR}$.

13. \overline{EF} , \overline{HF} and \overline{FF} may change state during retransmit as a result of the offset of the read and write pointers, but flags will be valid at t_{RTC} .




Switching Waveforms (continued)

Empty Flag and Read Data Flow-Through Mode



Full Flag and Write Data Flow-Through Mode



C460-14

CYPRESS SEMICONDUCTOR


PRELIMINARY


CY7C460 CY7C462 CY7C464



Switching Waveforms (continued)

Expansion Timing Diagrams





Note:

^{14.} Expansion out of device 1 (\overline{XO}_1) is connected to expansion in of device 2 (\overline{XI}_2) .

CY7C460

CY7C462

CY7C464

CYPRESS SEMICONDUCTOR



PRELIMINARY

Architecture

Resetting the FIFO

Upon power up, the FIFO must be reset with a master reset (\overline{MR}) cycle. This causes the FIFO to enter the empty condition signified by the Empty flag (\overline{EF}) being LOW, and both the Half Full (\overline{HF}), and Full flags (\overline{FF}) being HIGH. Read (\overline{R}) and write (\overline{W}) must be HIGH tRPW/twpw before and tRMR after the rising edge of MR for a valid reset cycle. If reading from the FIFO after a reset cycle is attempted, the outputs will all be in the high-impedance state.

65E

Writing Data to the FIFO

The availability of at least one empty location is indicated by a HIGH FF. The falling edge of W initiates a write cycle. Data appearing at the inputs $(D_0 - D_8) t_{SD}$ before and t_{HD} after the rising edge of W will be stored sequentially in the FIFO.

The \overline{EF} LOW-to-HIGH transition occurs t_{WEF} after the first LOW-to-HIGH transition of W for an empty FIFO. HF goes LOW twiff after the falling edge of W following the FIFO actually being half full. Therefore, the HF is active once the FIFO is filled to half its capacity plus one word. HF will remain LOW while less than one half of total memory is available for writing. The LOW-to-HIGH transition of HF occurs t_{RHF} after the rising edge of R when the FIFO goes from half full +1 to half full. HF is available in standalone and width expansion modes. FF goes LOW t_{WFF} after the falling edge of \overline{W} , during the cycle in which the last available location is filled. Internal logic prevents overrunning a full FIFO. Writes to a full FIFO are ignored and the write pointer is not incremented. FF goes HIGH tree after a read from a full FIFO.

Reading Data from the FIFO

The falling edge of \overline{R} initiates a read cycle if the \overline{EF} is not LOW. Data outputs $(Q_0 - Q_8)$ are in a high-impedance condition between read operations (R HIGH), when the FIFO is empty, or when the FIFO is not the active device in the depth expansion mode.

When one word is in the FIFO, the falling edge of R initiates a HIGH-to-LOW transition of EF. When the FIFO is empty, the outputs are in a high-impedance state. Reads to an empty FIFO are ignored and do not increment the read pointer. From the empty condition, the FIFO can be read twee after a valid write.

Retransmit

The retransmit feature is beneficial when transferring packets of data. It enables the receipt of data to be acknowledged by the receiver and retransmitted if necessary. The retransmit (RT) input is active in the standalone and width expansion modes. The retransmit feature is intended for use when a number of writes equal-to-or-less-than the depth of the FIFO have occurred since the last MR cycle. A LOW pulse on RT resets the internal read pointer to the first physical location of the FIFO. R and W must both be HIGH while and tRTR after retransmit is LOW. With every read cycle after retransmit, previously accessed data is read and the read pointer incremented until equal to the write pointer. Full, Half Full, and Empty flags are governed by the relative locations of the read and write pointers and are updated during a retransmit cycle. Data written to the FIFO after activation of RT are transmitted also.

The full depth of the FIFO can be repeatedly retransmitted.

Standalone/Width Expansion Modes

Standalone and width expansion modes are set by grounding expansion in (XI) and tying first load (FL) to V_{CC} prior to a MR cycle. FIFOs can be expanded in width to provide word widths greater than nine in increments of nine. During width expansion mode, all control line inputs are common to all devices, and flag outputs from any device can be monitored.

Depth Expansion Mode (see Figure 1)

Depth expansion mode is entered when, during a MR cycle, expansion out (\overline{XO}) of one device is connected to expansion in (\overline{XI}) of the next device, with \overline{XO} of the last device connected to \overline{XI} of the first device. In the depth expansion mode, the first load (FL) input, when grounded, indicates that this is the first part to be loaded. All other devices must have this pin HIGH. To enable the correct FIFO, XO is pulsed LOW when the last physical location of the previous FIFO is written to and is pulsed LOW again when the last physical location is read. Only one FIFO is enabled for read and one is enabled for write at any given time. All other devices are in standby.

FIFOs can also be expanded simultaneously in depth and width. Consequently, any depth or width FIFO can be created with word widths in increments of nine. When expanding in depth, a composite FF is created by ORing the FFs together. Likewise, a compostie EF is created by ORing EFs together. HF and RT functions are not available in depth expansion mode.



CYPRESS SEMICONDUCTOR




Figure 1. Depth Expansion

PRELIMINARY

Ordering Information

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
15	CY7C460-15DC	D16	28-Lead (600-Mil) CerDIP	Commercial
	CY7C460-15JC	J65	32-Lead Plastic Leaded Chip Carrier	
	CY7C460-15PC	P15	28-Lead (600-Mil) Molded DIP	
	CY7C460-15JI	J65	32-Lead Plastic Leaded Chip Carrier	Industrial
	CY7C460-15PI	P15	28-Lead (600-Mil) Molded DIP	
20	CY7C460-20DMB	D16	28-Lead (600-Mil) CerDIP	Military
	CY7C460-20LMB	L55	32-Pin Rectangular Leadless Chip Carrier	-
25	CY7C460-25DC	D16	28-Lead (600-Mil) CerDIP	Commercial
	CY7C460-25JC	J65	32-Lead Plastic Leaded Chip Carrier	
	CY7C460-25PC	P15	28-Lead (600-Mil) Molded DIP	
	CY7C460-25JI	J65	32-Lead Plastic Leaded Chip Carrier	Industrial
	CY7C460-25PI	P15	28-Lead (600-Mil) Molded DIP	
	CY7C460-25DMB	D16	28-Lead (600-Mil) CerDIP	Military
	CY7C460-25LMB	L55	32-Pin Rectangular Leadless Chip Carrier	
40	CY7C460-40DC	D16	28-Lead (600-Mil) CerDIP	Commercial
	CY7C460-40JC	J65	32-Lead Plastic Leaded Chip Carrier	
	CY7C460-40PC	P15	28-Lead (600-Mil) Molded DIP	
	CY7C460-40JI	J65	32-Lead Plastic Leaded Chip Carrier	Industrial
	CY7C460-40PI	P15	28-Lead (600-Mil) Molded DIP	
	CY7C460-40DMB	D16	28-Lead (600-Mil) CerDIP	Military
	CY7C460-40LMB	L55	32-Pin Rectangular Leadless Chip Carrier	

65E D ■ 2589662 0010765 954 ■ CYP

CYPRESS SEMICONDUCTOR

PRELIMINARY

CY7C460 CY7C462 CY7C464

CYPRESS SEMICONDUCTOR —

Ordering Information (continued)

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
15	CY7C462-15DC	D16	28-Lead (600-Mil) CerDIP	Commercial
	CY7C462-15JC	J65	32-Lead Plastic Leaded Chip Carrier	
İ	CY7C462-15PC	P15	28-Lead (600-Mil) Molded DIP	
	CY7C462-15JI	J65	32-Lead Plastic Leaded Chip Carrier	Industrial
İ	CY7C462-15PI	P15	28-Lead (600-Mil) Molded DIP	
20	CY7C462-20DMB	D16	28-Lead (600-Mil) CerDIP	Military
	CY7C462-20LMB	L55	32-Pin Rectangular Leadless Chip Carrier	
25	CY7C462-25DC	D16	28-Lead (600-Mil) CerDIP	Commercial
	CY7C462-25JC	J65	32-Lead Plastic Leaded Chip Carrier	
	CY7C462-25PC	P15	28-Lead (600-Mil) Molded DIP	
<u> </u>	CY7C462-25JI	J65	32-Lead Plastic Leaded Chip Carrier	Industrial
	CY7C462-25PI	P15	28-Lead (600-Mil) Molded DIP	
	CY7C462-25DMB	D16	28-Lead (600-Mil) CerDIP	Military
	CY7C462-25LMB	L55	32-Pin Rectangular Leadless Chip Carrier	
40	CY7C462-40DC	D16	28-Lead (600-Mil) CerDIP	Commercial
	CY7C462-40JC	J65	32-Lead Plastic Leaded Chip Carrier	
	CY7C462-40PC	P15	28-Lead (600-Mil) Molded DIP	
	CY7C462-40JI	J65	32-Lead Plastic Leaded Chip Carrier	Industrial
	CY7C462-40PI	P15	28-Lead (600-Mil) Molded DIP	
	CY7C462-40DMB	D16	28-Lead (600-Mil) CerDIP	Military
	CY7C462-40LMB	L55	32-Pin Rectangular Leadless Chip Carrier	

PRELIMINARY

Ordering Information (continued)

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
15	CY7C464-15DC	D16	28-Lead (600-Mil) CerDIP	Commercial
	CY7C464-15JC	J65	32-Lead Plastic Leaded Chip Carrier	
	CY7C464-15PC	P15	28-Lead (600-Mil) Molded DIP	
	CY7C464-15JI	J65	32-Lead Plastic Leaded Chip Carrier	Industrial
	CY7C464-15PI	P15	28-Lead (600-Mil) Molded DIP	
20	CY7C464-20DMB	D16	28-Lead (600-Mil) CerDIP	Military
	CY7C464-20LMB	L55	32-Pin Rectangular Leadless Chip Carrier	
25	CY7C464-25DC	D16	28-Lead (600-Mil) CerDIP	Commercial
	CY7C464-25JC	J65	32-Lead Plastic Leaded Chip Carrier	
	CY7C464-25PC	P15	28-Lead (600-Mil) Molded DIP	
	CY7C464-25JI	J65	32-Lead Plastic Leaded Chip Carrier	Industrial
	CY7C464-25PI	P15	28-Lead (600-Mil) Molded DIP	
	CY7C464-25DMB	D16	28-Lead (600-Mil) CerDIP	Military
	CY7C464-25LMB	L55	32-Pin Rectangular Leadless Chip Carrier	
40	CY7C464-40DC	D16	28-Lead (600-Mil) CerDIP	Commercial
	CY7C464-40JC	J65	32-Lead Plastic Leaded Chip Carrier	
	CY7C464-40PC	P15	28-Lead (600-Mil) Molded DIP	
	CY7C464-40JI	J65	32-Lead Plastic Leaded Chip Carrier	Industrial
	CY7C464-40PI	P15	28-Lead (600-Mil) Molded DIP	
	CY7C464-40DMB	D16	28-Lead (600-Mil) CerDIP	Military
	CY7C464-40LMB	L55	32-Pin Rectangular Leadless Chip Carrier	-



PRELIMINARY

MILITARY SPECIFICATIONS Group A Subgroup Testing DC Characteristics

Parameter	Subgroups
V _{OH}	1, 2, 3
V_{OL}	1, 2, 3
V _{III}	1, 2, 3
V _{IL} Max.	1, 2, 3
I_{IX}	1, 2, 3
I_{CC}	1, 2, 3
I _{SB1}	1, 2, 3
I_{SB2}	1, 2, 3
I _{OS}	1, 2, 3
Ioz	1, 2, 3

Switching Characteristics

Parameter	Subgroups
t _{RC}	9, 10, 11
t _A	9, 10, 11
t _{RR}	9, 10, 11
t _{PR}	9, 10, 11
t _{LZR}	9, 10, 11
t _{DVR}	9, 10, 11
t _{HZR}	9, 10, 11
t _{WC}	9, 10, 11
tpw	9, 10, 11
t _{HWZ}	9, 10, 11
twR	9, 10, 11
t_{SD}	9, 10, 11
t _{HD}	9, 10, 11
t _{MRSC}	9, 10, 11
t _{PMR}	9, 10, 11
t _{RMR}	9, 10, 11
t _{RPW}	9, 10, 11
twpw	9, 10, 11
t _{RTC}	9, 10, 11
tPRT	9, 10, 11
t _{RTR}	9, 10, 11
t _{EFL}	9, 10, 11
tHFH	9, 10, 11
t _{FFH}	9, 10, 11
t _{REF}	9, 10, 11
t _{RFF}	9, 10, 11
tweF	9, 10, 11
twff	9, 10, 11
t _{WHF}	9, 10, 11
tRHF	9, 10, 11
t _{RAE}	9, 10, 11
t _{RPE}	9, 10, 11
t _{WAF}	9, 10, 11
t _{WPF}	9, 10, 11
t _{XOL}	9, 10, 11
t _{XOH}	9, 10, 11

Document #: 38-00141-D