T-46-13-27 28F010 1024K (128K x 8) CMOS FLASH MEMORY

- Flash Electrical Chip-Erase 1 Second Typical Chip-Erase
- Quick-Pulse Programming™ Algorithm - 10 μs Typical Byte-Program — 2 Second Chip-Program
- 10,000 Erase/Program Cycles Minimum
- 12.0V ±5% Vpp
- **High-Performance Speeds** 120 ns Maximum Access Time
- **CMOS Low Power Consumption** — 30 mA Maximum Active Current

 - 100 μA Maximum Standby Current

- Command Register Architecture for Microprocessor/Microcontroller **Compatible Write Interface**
- Noise Immunity Features
 - ± 10% V_{CC} Tolerance
 - Maximum Latch-Up Immunity through EPI Processing
- **ETOX™-II Flash-Memory Technology**
 - EPROM-Compatible Process Base
 - High-Volume Manufacturing Experience
- Compatible with JEDEC-Standard Byte-**Wide EPROM Pinouts**
 - 32-Pin Cerdip
 - 32-Lead PLCC

(See Packaging Spec., Order #231369)


Intel's 28F010 CMOS flash memory offers the most cost-effective and reliable alternative for read/write random access nonvolatile memory. The 28F010 adds electrical chip-erasure and reprogramming to familiar EPROM technology. Memory contents can be rewritten: in a test socket; in a PROM-programmer socket; onboard during subassembly test; in-system during final test; and in-system after-sale. The 28F010 increases memory flexibility, while contributing to time- and cost-savings.

The 28F010 is a 1024-kilobit nonvolatile memory organized as 131,072 bytes of 8 bits. Intel's 28F010 is offered in 32-pin cerdip or 32-lead PLCC packages. Pin assignments conform to JEDEC standards for bytewide EPROMs.

Extended erase and program cycling capability is designed into Intel's ETOX-II (EPROM Tunnel Oxide) process technology. Advanced oxide processing, an optimized tunneling structure, and lower electric field combine to extend reliable cycling beyond that of traditional EEPROMs. With the 12.0V Vpp supply, the 28F010 performs a minimum of 10,000 erase and program cycles well within the time limits of the Quick-Pulse Programming™ and Quick-Erase™ algorithms.

Intel's 28F010 employs advanced CMOS circuitry for systems requiring high-performance access speeds, low power consumption, and immunity to noise. Its 120 nanosecond access time provides no-WAIT-state performance for a wide range of microprocessors and microcontrollers. Maximum standby current of 100 µA translates into power savings when the device is deselected. Finally, the highest degree of latch-up protection is achieved through Intel's unique EPI processing. Prevention of latch-up is provided for stresses up to 100 mA on address and data pins, from -1V to $V_{CC} + 1V$.

With Intel's ETOX-II process base, the 28F010 levers years of EPROM experience to yield the highest levels of quality, reliability, and cost-effectiveness.






Figure 1. 28F010 Block Diagram

INTEL CORP MEMORY/LOGIC




Figure 2. 28F010 Pin Configurations

Table 1. Pin Description

Symbol	Туре	Name and Function
A ₀ -A ₁₆	INPUT	ADDRESS INPUTS for memory addresses. Addresses are internally latched during a write cycle.
DQ ₀ -DQ ₇	INPUT/OUTPUT	DATA INPUT/OUTPUT: Inputs data during memory write cycles; outputs data during memory read cycles. The data pins are active high and float to tri-state OFF when the chip is deselected or the outputs are disabled. Data is internally latched during a write cycle.
CE	INPUT	CHIP ENABLE: Activates the device's control logic, input buffers, decoders and sense amplifiers. \overrightarrow{CE} is active low; \overrightarrow{CE} high deselects the memory device and reduces power consumption to standby levels.
ŌĒ	INPUT	OUTPUT ENABLE: Gates the devices output through the data buffers during a read cycle. OE is active low.
WE	INPUT	WRITE ENABLE: Controls writes to the control register and the array. Write enable is active low. Addresses are latched on the falling edge and data is latched on the rising edge of the $\overline{\text{WE}}$ pulse. Note: With $V_{PP} \leq V_{CC} + 2V$, memory contents cannot be altered.
V _{PP}		ERASE/PROGRAM POWER SUPPLY for writing the command register, erasing the entire array, or programming bytes in the array.
Vcc		DEVICE POWER SUPPLY (5V ±10%)
V _{SS}		GROUND
NC		NO INTERNAL CONNECTION to device. Pin may be driven or left floating.

INTEL CORP

PRELIMINARY

T-46-13-27

APPLICATIONS

The 28F010 flash-memory adds electrical chip-erasure and reprogrammability to EPROM non-volatility and ease of use. The 28F010 is ideal for storing code or data-tables in embedded control applications where periodic updates are required. With a minimum of 10,000 erase/program cycles, the 28F010 also serves as a dense, nonvolatile data acquisition and storage medium.

The need for code updates pervades all phases of a system's life—from prototyping to system manufacture to after-sale service. In the factory, during prototyping, revisions to control code necessitate ultraviolet erasure and reprogramming of EPROM-based prototype codes. The 28F010 replaces the 15- to 20-minute ultraviolet erasure with one-second electrical erasure. Electrical chip-erasure and reprogramming occur in the same workstation or PROM-programmer socket.

Diagnostics, performed at subassembly or final assembly stages, often require the socketing of EPROMs. Socketed test codes are ultimately replaced with EPROMs containing the final program. With electrical chip-erasure and reprogramming, the 28F010 is soldered to the circuit board. Test codes are programmed into the 28F010 as it resides on the circuit board. Ultimately, the final code can be downloaded to the device. The 28F010's in-circuit alterability eliminates unnecessary handling and less-reliable socketed connections, while adding greater test flexibility.

Material and labor costs associated with code changes increase at higher levels of system integration—the most costly being code updates after sale. Code "bugs", or the desire to augment system functionality, prompt after-sale code updates. Field revisions to EPROM-based code require the removal of EPROM components or entire boards. The service technician performs the twenty-minute ultraviolet erasure and reprogramming on-site, or returns boards to the factory for rework. An alternate ap-

proach is to use one-time-programmable EPROMs. The service technician removes the "old" devices and replaces them with updated versions. The used components are discarded.

MEMORY/LOGIC

Designing with the in-circuit alterable 28F010 eliminates socketed memories, reduces overall material costs, and drastically cuts the labor costs associated with code updates. With the 28F010, code updates are implemented locally via an edge-connector, or remotely over a serial communication link.

The 28F010's electrical chip-erasure, byte reprogrammability, and complete nonvolatility fit well with data accumulation needs. Electrical chip-erasure gives the designer a "blank-slate" in which to log data. Data can be periodically off-loaded for analysis—erasing the slate and repeating the cycle. Or, multiple devices can maintain a "rolling window" of accumulated data.

With high density, nonvolatility, and extended cycling capability, the 28F010 offers an innovative alternative for mass storage in embedded control systems. Integrating main memory and backup storage functions into directly executable flash memory boosts system performance, shrinks system size, and cuts power consumption. Reliability exceeds that of electromechanical media, with greater durability in extreme environmental conditions.

A high degree of on-chip feature integration simplifies memory-to-processor interfacing. Figure 3 depicts two 28F010s tied to the 80C186 system bus. The 28F010's architecture minimizes interface circuitry needed for complete in-circuit updates of memory contents.

With cost-effective in-system reprogramming and extended cycling capability, the 28F010 fills the functionality gap between traditional EPROMs and EPROMs. EPROM-compatible specifications, straightforward interfacing, and in-circuit alterability allows designers to easily augment memory flexibility and satisfy the need for updatable nonvolatile storage in today's designs.

4

INTEL CORP

MEMORY/LOGIC

T-46-13-27




Figure 3. 28F010 in a 80C186 System

PRINCIPLES OF OPERATION

Flash-memory augments EPROM functionality with in-circuit electrical erasure and reprogramming. The 28F010 introduces a command register to manage this new functionality. The command register allows for: 100% TTL-level control inputs; fixed power supplies during erasure and programming; and maximum EPROM compatibility.

In the absence of high voltage on the V_{PP} pin, the 28F010 is a read-only memory. Manipulation of the external memory-control pins yields the standard EPROM read, standby, output disable, and intelligent IdentifierTM operations.

The same EPROM read, standby, and output disable operations are available when high voltage is applied to the V_{PP} pin. In addition, high voltage on V_{PP} enables erasure and programming of the device. All

functions associated with altering memory contents—inteligent Identifier, erase, erase verify, program, and program verify—are accessed via the command register.

Commands are written to the register using standard microprocessor write timings. Register contents serve as input to an internal state-machine which controls the erase and programming circuitry. Write cycles also internally latch addresses and data needed for programming or erase operations. With the appropriate command written to the register, standard microprocessor read timings output array data, access the intelligent Identifier codes, or output data for erase and program verification.

The command register is only alterable when V_{PP} is at high voltage. Depending upon the application, the system designer may choose to make the V_{PP} power supply switchable—available only when memory updates are desired. When high voltage is removed,

INTEL CORP

PRELIMINARY

T-46-13-27

Table 2. 28F010 Bus Operations

MEMORY/LOGIC

	Pins	V _{PP} (1)	Ao	ρA	CE	ŌĒ	WE	DQ ₀ -DQ ₇
	Operation	VPP.	ל	r g	-	•		out out
	Read	V _{PPL}	A ₀	Ag	V _{IL}	٧ _{IL}	V_{IH}	Data Out
	Output Disable	V _{PPL}	. X	X	VIL	V _{IH}	VIH	Tri-State
READ-ONLY	Standby	V _{PPL}	Х	Х	V _{IH}	Х	X	Tri-State
	inteligent Identifier™ (Mfr)(2)	VPPL	V _{iL}	V _{ID} (3)	VIL	VIL	VIH	Data = 89H
	inteligent Identifier™ (Device)(2)	VPPL	V _{IH}	V _{ID} (3)	V _{IL}	V _{IL}	ΥIV	Data = B4H
	Read	V _{PPH}	A ₀	Ag	V _{IL}	V _{IL}	V _{IH}	Data Out(4)
READ/WRITE	Output Disable	V _{PPH}	Х	Х	VIL	VIH	VIH	Tri-State
TIEAD/ WITH	Standby ⁽⁵⁾	V _{PPH}	Х	X	V _{IH}	Х	Х	Tri-State
	Write	V _{PPH}	A ₀	A ₉	VIL	V _{IH}	V _{IL}	Data In(6)

NOTES:

- V_{PPL} may be ground, a no-connect with a resistor tied to ground, or ≤ V_{CC} + 2.0V. V_{PPH} is the programming voltage specified for the device. Refer to D.C. Characteristics. When V_{PP} = V_{PPL} memory contents can be read but not written or
- 2. Manufacturer and device codes may also be accessed via a command register write sequence. Refer to Table 3. All other addresses low.
- 3. $11.5V \le V_{ID} \le 13.0V$.
- Head operations with V_{PP} = V_{PPH} may access array data or the inteligent Identifier™ codes.
 With V_{PP} at high voltage, the standby current equals I_{CC} + I_{PP} (standby).
 Refer to Table 3 for valid Data-In during a write operation.

- 7. X can be V_{IL} or V_{IH} .

the contents of the register default to the read command, making the 28F010 a read-only memory. Memory contents cannot be altered.

Or, the system designer may choose to "hardwire" VPP, making the high voltage supply constantly available. In this instance, all operations are performed in conjunction with the command register. The 28F010 is designed to accommodate either design practice, and to encourage optimization of the processor-memory interface.

BUS OPERATIONS

Read

The 28F010 has two control functions, both of which must be logically active, to obtain data at the outputs. Chip-Enable (CE) is the power control and should be used for device selection. Output-Enable (OE) is the output control and should be used to gate data from the output pins, independent of device selection. Figure 6 illustrates read timing waveforms.

The read operation only accesses array data when Vpp is low (VppL). When Vpp is high (VppH), the read operation can be used to access array data, to output the inteligent Identifier™ codes, and to access data for program/erase verification.

Output Disable

With Output-Enable at a logic-high level (VIH), output from the device is disabled. Output pins are placed in a high-impedance state.

Standby

With Chip-Enable at a logic-high level, the standby operation disables most of the 28F010's circuitry and substantially reduces device power consumption. The outputs are placed in a high-impedance state, independent of the Output-Enable signal. If the 28F010 is deselected during erasure, programming, or program/erase verification, the device draws active current until the operation is terminated.

inteligent IdentifierTM Operation

The inteligent Identifier operation outputs the manufacturer code (89H) and device code (B4H). Programming equipment automatically matches the device with its proper erase and programming algo-





MEMORY/LOGIC

Preliminary

T-46-13-27

With Chip-Enable and Output-Enable at a logic low level, raising A9 to high voltage (11.5V-13.0V) activates the operation. Data read from locations 0000H and 0001H represent the manufacturer's code and the device code, respectively.

INTEL CORP

The manufacturer- and device-codes can also be read via the command register, for instances where the 28F010 is erased and reprogrammed in the target system. Following a write of 90H to the command register, a read from address location 0000H outputs the manufacturer code (89H). A read from address 0001H outputs the device code (B4H).

Write

Device erasure and programming are accomplished via the command register, when high voltage is applied to the VPP pin. The contents of the register serve as input to the internal state-machine. The state-machine outputs dictate the function of the device

The command register itself does not occupy an addressable memory location. The register is a latch used to store the command, along with address and data information needed to execute the command. The command register is written by bringing Write-Enable to a logic-low level (ViL), while Chip-Enable is low. Addresses are latched on the falling edge of Write-Enable, while data is latched on the rising edge of the Write-Enable pulse. Standard microprocessor write timings are used.

The three high-order register bits (R7, R6, R5) encode the control functions. All other register bits, R4 to R0, must be zero. The only exception is the reset command, when FFH is written to the register. Register bits R7-R0 correspond to data inputs D7-D0.

Refer to A.C. Write Characteristics and the Erase/ Programming Waveforms for specific timing parameters.

COMMAND DEFINITIONS

When low voltage is applied to the VPP pin, the contents of the command register default to 00H, enabling read-only operations.

Placing high voltage on the VPP pin enables read/ write operations. Device operations are selected by writing specific data patterns into the command register. Table 3 defines these 28F010 register commands

Table 3. Command Definitions

IUDI	o or oomman	a pominio				
Bus Cycles	First	Bus Cycle	Second Bus Cycle			
Req'd	Operation ⁽¹⁾	Address(2)	Data(3)	Operation(1)	Address ⁽²⁾	Data(3
1	Write	Х	00H	-		
2	Write	Х	90H	Read	IA	ID
2	Write	Х	20H	Write	Х	20H
2	Write	EA	AOH	Read	Х	EVD
2	Write	Х	40H	Write	PA	PD
2	Write	Х	СОН	Read	Х	PVD
2	Write	Х	FFH	Write	Х	FFH
	Bus Cycles Req'd 1 2 2 2 2 2	Bus Cycles First Req'd Operation(1) 1 Write 2 Write	Bus Cycles Req'd Operation(1) Address(2) 1 Write X 2 Write X	First Bus Cycle Req'd Operation(1) Address(2) Data(3) 1 Write X 00H 2 Write X 90H 2 Write X 20H 2 Write EA A0H 2 Write X 40H 2 Write X C0H	Bus Cycles First Bus Cycle Secondary Req'd Operation(1) Address(2) Data(3) Operation(1) 1 Write X 00H 1 Write X 90H Read 2 Write X 20H Write 2 Write EA A0H Read 2 Write X 40H Write 2 Write X C0H Read	Bus Cycles First Bus Cycle Second Bus Cycle Req'd Operation(1) Address(2) Data(3) Operation(1) Address(2) 1 Write X 00H 1 Write X 90H Read IA 2 Write X 20H Write X 2 Write EA A0H Read X 2 Write X 40H Write PA 2 Write X C0H Read X

- 1. Bus operations are defined in Table 2.
- 2. IA = Identifier address: 00H for manufacturer code, 01H for device code.
 - EA = Address of memory location to be read during erase verify.
- PA = Address of memory location to be programmed.

 Addresses are latched on the falling edge of the Write-Enable pulse.
- 3. ID = Data read from location IA during device identification (Mfr = 89H, Device = B4H).
 - EVD = Data read from location EA during erase verify.
- PD = Data to be programmed at location PA. Data is latched on the rising edge of Write-Enable.
- PVD = Data read from location PA during program verify. PA is latched on the Program command. Following the Read inteligent ID command, two read operations access manufacturer and device codes.
 Figure 5 illustrates the Quick-EraseTM Algorithm.
- 6. Figure 4 illustrates the Quick-Pulse Programming™ Algorithm.
- 7. The second bus cycle must be followed by the desired command register write.



12E D 4826176 OO61108 3 PRELIMINARY

INTEL CORP MEMORY/LOGIC

T-46-13-27

Read Command

While V_{PP} is high, for erasure and programming, memory contents can be accessed via the read command. The read operation is initiated by writing 00H into the command register. Microprocessor read cycles retrieve array data. The device remains enabled for reads until the command register contents are altered.

The default contents of the register upon V_{PP} power-up is 00H. This default value ensures that no spurious alteration of memory contents occurs during the V_{PP} power transition. Where the V_{PP} supply is hard-wired to the 28F010, the device powers-up and remains enabled for reads until the command-register contents are changed. Refer to the A.C. Read Characteristics and Waveforms for specific timing parameters.

inteligent Identifier™ Command

Flash-memories are intended for use in applications where the local CPU alters memory contents. As such, manufacturer- and device-codes must be accessible while the device resides in the target system. PROM programmers typically access signature codes by raising A9 to a high voltage. However, multiplexing high voltage onto address lines is not desired system-design practice.

The 28F010 contains an inteligent Identifier operation to supplement traditional PROM-programming methodology. The operation is initiated by writing 90H into the command register. Following the command write, a read cycle from address 0000H retrieves the manufacturer code of 89H. A read cycle from address 0001H returns the device code of B4H. To terminate the operation, it is necessary to write another valid command into the register.

Set-up Erase/Erase Commands

Set-up Erase is a command-only operation that stages the device for electrical erasure of all bytes in the array. The set-up erase operation is performed by writing 20H to the command register.

To commence chip-erasure, the erase command (20H) must again be written to the register. The erase operation begins with the rising edge of the Write-Enable pulse and terminates with the rising edge of the next Write-Enable pulse (i.e., Erase-Verify Command).

This two-step sequence of set-up followed by execution ensures that memory contents are not accidentally erased. Also, chip-erasure can only occur when

high voltage is applied to the V_{PP} pin. In the absence of this high voltage, memory contents are protected against erasure. Refer to A.C. Erase Characteristics and Waveforms for specific timing parameters.

Erase-Verify Command

The erase command erases all bytes of the array in parallel. After each erase operation, all bytes must be verified. The erase verify operation is inlitated by writing A0H into the command register. The address for the byte to be verified must be supplied as it is latched on the falling edge of the Write-Enable pulse. The register write terminates the erase operation with the rising edge of its Write-Enable pulse.

The 28F010 applies an internally-generated margin voltage to the addressed byte. Reading FFH from the addressed byte indicates that all bits in the byte are erased.

The erase-verify command must be written to the command register prior to each byte verification to latch its address. The process continues for each byte in the array until a byte does not return FFH data, or the last address is accessed.

In the case where the data read is not FFH, another erase operation is performed. (Refer to Set-up Erase/Erase). Verification then resumes from the address of the last-verified byte. Once all bytes in the array have been verified, the erase step is complete. The device can be programmed. At this point, the verify operation is terminated by writing a valid command (e.g. Program Set-up) to the command register. Figure 5, the Quick-Erase™ algorithm, illustrates how commands and bus operations are combined to perform electrical erasure of the 28F010. Refer to A.C. Erase Characteristics and Waveforms for specific timing parameters.

Set-up Program/Program Commands

Set-up program is a command-only operation that stages the device for byte programming. Writing 40H into the command register performs the set-up operation.

Once the program set-up operation is performed, the next Write-Enable pulse causes a transition to an active programming operation. Addresses are internally latched on the falling edge of the Write-Enable pulse. Data is internally latched on the rising edge of the Write-Enable pulse. The rising edge of Write-Enable also begins the programming operation. The programming operation terminates with the next rising edge of Write-Enable, used to write the program-verify command. Refer to A.C. Program-



INTEL CORP MEMORY/LOGIC

T-46-13-27

ming Characteristics and Waveforms for specific timing parameters.

Program-Verify Command

The 28F010 is programmed on a byte-by-byte basis. Byte programming may occur sequentially or at random. Following each programming operation, the byte just programmed must be verified.

The program-verify operation is initiated by writing COH into the command register. The register write terminates the programming operation with the rising edge of its Write-Enable pulse. The program-verify operation stages the device for verification of the byte last programmed. No new address information is latched.

The 28F010 applies an internally-generated margin voltage to the byte. A microprocessor read cycle outputs the data. A successful comparison between the programmed byte and true data means that the byte is successfully programmed. Programming then proceeds to the next desired byte location. Figure 4, the 28F010 Quick-Pulse ProgrammingTM algorithm, illustrates how commands are combined with bus operations to perform byte programming. Refer to A.C. Programming Characteristics and Waveforms for specific timing parameters.

Reset Command

A reset command is provided as a means to safely abort the erase- or program-command sequences. Following either set-up command (erase or program) with two consecutive writes of FFH will safely abort the operation. Memory contents will not be altered. A valid command must then be written to place the device in the desired state.

EXTENDED ERASE/PROGRAM CYCLING

EEPROM cycling failures have always concerned users. The high electrical field required by thin oxide EEPROMs for tunneling can literally tear apart the oxide at defect regions. To combat this, some suppliers have implemented redundancy schemes, reducing cycling failures to insignificant levels. However, redundancy requires that cell size be doubled—an expensive solution.

Intel has designed extended cycling capability into its ETOX-II flash memory technology. Resulting improvements in cycling reliability come without increasing memory cell size or complexity. First, an advanced tunnel oxide increases the charge carrying ability ten-fold. Second, the oxide area per cell subjected to the tunneling electric field is one-tenth that of common EEPROMs, minimizing the probabili-

ty of oxide defects in the region. Finally, the peak electric field during erasure is approximately 2 MV/cm lower than EEPROM. The lower electric field greatly reduces oxide stress and the probability of failure—increasing time to wearout by a factor of 100,000,000.

The 28F010 is specified for a minimum of 10,000 program/erase cycles. The device is programmed and erased using Intel's Quick-Pulse ProgrammingTM and Quick-EraseTM algorithms. Intel's algorithmic approach uses a series of operations (pulses), along with byte verification, to completely and reliably erase and program the device.

QUICK-PULSE PROGRAMMING™ ALGORITHM

The Quick-Pulse Programming algorithm uses programming operations of 10 μs duration. Each operation is followed by a byte verification to determine when the addressed byte has been successfully programmed. The algorithm allows for up to 25 programming operations per byte, although most bytes verify on the first or second operation. The entire sequence of programming and byte verification is performed with V_{PP} at high voltage. Figure 4 illustrates the Quick-Pulse Programming algorithm.

QUICK-ERASETM ALGORITHM

Intel's Quick-Erase algorithm yields fast and reliable electrical erasure of memory contents. The algorithm employs a closed-loop flow, similar to the Quick-Pulse ProgrammingTM algorithm, to simultaneously remove charge from all bits in the array.

Erasure begins with a read of memory contents. The 28F010 is erased when shipped from the factory. Reading FFH data from the device would immediately be followed by device programming.

For devices being erased and reprogrammed, uniform and reliable erasure is ensured by first programming all bits in the device to their charged state (Data = 00H). This is accomplished, using the Quick-Pulse Programming algorithm, in approximately two seconds.

Erase execution then continues with an initial erase operation. Erase verification (data = FFH) begins at address 0000H and continues through the array to the last address, or until data other than FFH is encountered. With each erase operation, an increasing number of bytes verify to the erased state. Erase efficiency may be improved by storing the address of the last byte verified in a register. Following the next erase operation, verification starts at that stored address location. Erasure typically occurs in one second. Figure 5 illustrates the Quick-Erase algorithm.

INTEL CORP MEMORY/LOGIC

T-46-13-27





Figure 4. 28F010 Quick-Pulse Programming™ Algorithm

vice.

INTEL CORP

MEMORY/LOGIC

T-46-13-27



Bus Operation	Command	Comments
		Entire Memory Must = 00H Before Erasure
		Use Quick-Pulse Programming™ Algorithm (Figure 4)
Standby		Wait for V _{PP} Ramp to V _{PPH} (1)
		Initialize Addresses and Pulse Count
Write	Set-up Erase	Data = 20H
Write	Erase	Data = 20H
Standby		Duration of Erase Operation (twHwH2)
Write Standby	Erase Verify	Addr = Byte to Verify; Data = A0H; Stops Erase Operation
Read		twhgL Read Byte to Verify Erasure
1 load		Trodd Byte to Yorny Erabaro
Standby		Compare Output to FFH Increment Pulse Count
Write	Read	Data = 00H, Resets the Register for Read Operations
Standby		Wait for Vpp Ramp to VppL(1)

NOTES:

1. See D.C. Characteristics for value of V_{PPH}. The V_{PP} power supply can be hard-wired to the device or switchable. When V_{PP} is switched, V_{PPL} may be ground, no-connect with a resistor tied to ground, or less than V_{CC} + 2.0V. Refer to Principles of Operation.

- 2. Erase Verify is performed only after chip-erasure. A final read/compare may be performed (optional) after the register is written with the read command.
- 3. CAUTION: The algorithm MUST BE FOLLOWED to ensure proper and reliable operation of the device.

Figure 5. 28F010 Quick-Erase™ Algorithm



12E D 4826176 OO61112 5 PRELIMINARY

INTEL CORP

MEMORY/LOGIC

T-46-13-27

DESIGN CONSIDERATIONS

Two-Line Output Control

Flash-memories are often used in larger memory arrays. Intel provides two read-control inputs to accommodate multiple memory connections. Two-line control provides for:

- a. the lowest possible memory power dissipation and.
- b. complete assurance that outputs bus contention will not occur.

To efficiently use these two control inputs, an address-decoder output should drive chip-enable, while the system's read signal controls all flash-memories and other parallel memories. This assures that only enabled memory devices have active outputs, while deselected devices maintain the low power standby condition.

Power Supply Decoupling

Flash-memory power-switching characteristics require careful device decoupling. System designers are interested in three supply current (I_{CC}) issues—standby, active, and transient current peaks produced by falling and rising edges of chip-enable. The capacitive and inductive loads on the device outputs mine the magnitudes of these peaks.

Two-line control and proper decoupling capacitor selection will suppress transient voltage peaks. Each device should have a 0.1 μF ceramic capacitor connected between VCC and VSS, and between Vpp and VSS.

Place the high-frequency, low-inherent-inductance capacitors as close as possible to the devices. Also, for every eight devices, a 4.7 μF electrolytic capacitor should be placed at the array's power supply connection, between V_{CC} and V_{SS} . The bulk capacitor will overcome voltage slumps caused by printed-circuit-board trace inductance, and will supply charge to the smaller capacitors as needed.

VPP Trace on Printed Circuit Boards

Programming flash-memories, while they reside in the target system, requires that the printed circuit board designer pay attention to the V_{PP} power supply trace. The V_{PP} pin supplies the memory cell current for programming. Use similar trace widths and layout considerations given the V_{CC} power bus. Adequate V_{PP} supply traces and decoupling will decrease V_{PP} voltage spikes and overshoots.

Power Up/Down Sequencing

The 28F010 is designed to offer protection against accidental erasure or programming, caused by spurious system-level signals that may exist during power transitions. The 28F010 powers-up in its read-only state. Also, with its control register architecture, alteration of memory contents only occurs after successful completion of the two-step command sequences. While these precautions are sufficient for most applications, it is recommended that $V_{\rm CC}$ reach its steady-state value before raising Vpp above $V_{\rm CC}$ + 2.0V. In addition, upon powering-down, Vpp should be below $V_{\rm CC}$ + 2.0V, before lowering $V_{\rm CC}$



28F010

INTEL CORP

MEMORY/LOGIC

T-46-13-27

ABSOLUTE MAXIMUM RATINGS*

Operating Temperature
During Read0°C to +70°C(1)
During Erase/Program0°C to +70°C
Temperature Under Bias 10°C to +80°C
Storage Temperature65°C to +125°C
Voltage on Any Pin with
Respect to Ground2.0V to +7.0V(2)
Voltage on Pin A ₉ with
Respect to Ground $-2.0V$ to $+13.5V(2,3)$
V _{PP} Supply Voltage with
Respect to Ground
During Erase/Program $-2.0V$ to $+14.0V(2,3)$
V _{CC} Supply Voltage with
Respect to Ground2.0V to +7.0V(2)
Output Short Circuit Current

*Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

NOTICE: Specifications contained within the following tables are subject to change.

NOTES:

1. Operating temperature is for commercial product defined by this specification.

2. Minimum D.C. input voltage is -0.5V. During transitions, inputs may undershoot to -2.0V for periods less than 20 ns. Maximum D.C. voltage on output pins is $V_{\rm CC}+0.5V$, which may overshoot to $V_{\rm CC}+2.0V$ for periods less than 20 ns.

3. Maximum D.C. voltage on A₉ or V_{PP} may overshoot to +14.0V for periods less than 20 ns.

4. Output shorted for no more than one second. No more than one output shorted at a time.

OPERATING CONDITIONS

Symbol	Parameter	Lin	nits	Unit	Comments	
	raiametei	Min	Max			
T _A	Operating Temperature	0	70	°C	For Read-Only and Read/Write Operations	
V _{CC}	V _{CC} Supply Voltage	4.50	5.50	V		

D.C. CHARACTERISTICS-TTL/NMOS COMPATIBLE

Symbol	Parameter	Li	mits	Unit	Test Conditions	
	Parameter	Min	Max	O		
ILI	Input Leakage Current		±1.0	μΑ	V _{CC} = V _{CC} Max V _{IN} = V _{CC} or V _{SS}	
ILO	Output Leakage Current		±10.0	μΑ	$V_{CC} = V_{CC} Max$ $V_{OUT} = V_{CC} or V_{SS}$	
Iccs	V _{CC} Standby Current		1.0	mA	$\frac{V_{CC} = V_{CC} Max}{CE = V_{IH}}$	
lcc1	V _{CC} Active Read Current		30	mA	$V_{CC} = V_{CC} \text{ Max, } \overline{CE} = V_{IL}$ $f = 6 \text{ MHz, } I_{OUT} = 0 \text{ mA}$	
lcc2	V _{CC} Programming Current		30	mA	Programming in Progress	
lcc3	V _{CC} Erase Current		30	mA	Erasure in Progress	
IPPS	V _{PP} Leakage Current		±1.0	μΑ	Vpp = VppL	



: 12E D 4826176 0061114 9

PRELIMINARY

— INTEL CORP MEMORY/LOGIC

T-46-13-27

D.C. CHARACTERISTICS—TTL/NMOS COMPATIBLE (Continued)

Symbol	Parameter Parameter		Limits	Unit	Test Conditions
- Cymbol	i didiliotei	Min	Max		rest conditions
I _{PP1}	V _{PP} Read Current		200	μΑ	V _{PP} = V _{PPH}
			±1.0		V _{PP} = V _{PPL}
I _{PP2}	V _{PP} Programming Current		30	mA	V _{PP} = V _{PPH} Programming in Progress
Іррз	V _{PP} Erase Current		30	mA	V _{PP} = V _{PPH} Erasure in Progress
V _I L	Input Low Voltage	-0.5	0.8	V.	
V _{IH}	Input High Voltage	2.0	V _{CC} + 0.5	٧	
V _{OL}	Output Low Voltage		0.45	٧	I _{OL} = 2.1 mA V _{CC} = V _{CC} Min
V _{OH1}	Output High Voltage	2.4		٧	$I_{OH} = -2.5 \text{ mA}$ $V_{CC} = V_{CC} \text{ Min}$
>	A ₉ int _e ligent Identifer™ Voltage	11.50	13.00	٧	$A_9 = V_{ID}$
liD	A ₉ int _e ligent Identifier™ Current		500	μΑ	$A_9 = V_{1D}$
V _{PPL}	V _{PP} during Read-Only Operations	0.00	V _{CC} + 2.0V	٧	NOTE: Erase/Program are Inhibited when Vpp = VppL
V _{PPH}	V _{PP} during Read/Write Operations	11.40	12.60	٧	

D.C. CHARACTERISTICS—CMOS COMPATIBLE

Symbol	Parameter	L	mits	Unit	Test Conditions		
Cymbol	T di dillosoi	Min	Max		i est conditions		
լը	Input Leakage Current		±1.0	μΑ	V _{CC} = V _{CC} Max V _{IN} = V _{CC} or V _{SS}		
lLO	Output Leakage Current		±10.0	μΑ	V _{CC} = V _{CC} Max V _{OUT} = V _{CC} or V _{SS}		
Iccs	V _{CC} Standby Current		100	μΑ	V _{CC} = V _{CC} Max CE = V _{IH}		
l _{CC1}	V _{CC} Active Read Current		30	mA	$V_{CC} = V_{CC} \text{ Max, } \overline{CE} = V_{IL}$ $f = 6 \text{ MHz, } I_{OUT} = 0 \text{ mA}$		
I _{CC2}	V _{CC} Programming Current		30	mA	Programming in Progress		
loca	V _{CC} Erase Current		30	mA	Erasure in Progress		
IPPS	V _{PP} Leakage Current		±1.0	μΑ	V _{PP} = V _{PPL}		

1

MEMORY/LOGIC

PRELIMINARY

T-46-13-27

D.C. CHARACTERISTICS—CMOS COMPATIBLE (Continued)

INTEL CORP

Symbol	Parameter	Li	mits	Unit	Test Conditions
	Tarameter	Min	Max	O I III	rest conditions
I _{PP1}	V _{PP} Read Current		200	μΑ	V _{PP} = V _{PPH}
			±1.0		V _{PP} = V _{PPL}
Ірр2	V _{PP} Programming Current		30	mA	V _{PP} = V _{PPH} Programming in Progress
Іррз	Vpp Erase Current		30	mA	V _{PP} = V _{PPH} Erasure in Progress
V _{IL}	Input Low Voltage	-0.5	0.8	٧	
V _{IH}	Input High Voltage	0.7 V _{CC}	V _{CC} + 0.5	٧	
V _{OL}	Output Low Voltage		0.45	٧	$I_{OL} = 2.1 \text{ mA}$ $V_{CC} = V_{CC} \text{ Min}$
V _{OH1}	Output High Voltage	0.85 V _{CC}		v	$I_{OH} = -2.5$ mA, $V_{CC} = V_{CC}$ Min
V _{OH2}	output light to loage	V _{CC} - 0.4			$I_{OH} = -100 \mu\text{A}, V_{CC} = V_{CC} \text{Min}$
V_{ID}	A ₉ int _e ligent Identifer™ Voltage	11.50	13:00	٧	$A_9 = V_{ID}$
liD	A ₉ int _e ligent Identifier™ Current		500	μΑ	$A_9 = V_{ID}$
V _{PPL}	V _{PP} during Read-Only Operations	0.00	V _{CC} + 2.0V	٧	NOTE: Erase/Programs are Inhibited when Vpp = Vppt
V _{PPH}	V _{PP} during Read/Write Operations	11.40	12.60	٧	

CAPACITANCE(1) $T_A = 25$ °C, f = 1.0 MHz

Symbol	Parameter	Lir	nits	Unit	Conditions	
	T di di li	Min	Max	0,,,,	Conditions	
C _{IN}	Address/Control Capacitance		6	pF	V _{IN} = 0V	
C _{OUT}	Output Capacitance		12	pF	V _{OUT} = 0V	

NOTE:

1. Sampled, not 100% tested.

A.C. TEST CONDITIONS


Input Rise and Fall Times (10% to 90%) 10 ns Input Pulse Levels V_{OL} and V_{OH1} Input Timing Reference Level V_{IL} and V_{IH} Output Timing Reference Level V_{IL} and V_{IH}

INTEL CORP


MEMORY/LOGIC

T-46-13-27

A.C. TESTING INPUT/OUTPUT WAVEFORM



A.C. TESTING LOAD CIRCUIT



A.C. CHARACTERISTICS—Read-Only Operations

Versions		28F010-	120P1C4	28F010-	150P1C4	28F010-200P1C4		Unit
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	
t _{AVAV} /t _{RC}	Read Cycle Time	120		150		200		ns
t _{ELQV} /t _{CE}	Chip Enable Access Time		120		150		200	ns
t _{AVQV} /t _{ACC}	Address Access Time		120		150		200	ns
t _{GLQV} /t _{OE}	Output Enable Access Time		60		65		75	ns
t _{ELQX} /t _{LZ}	Chip Enable to Output in Low Z	0		0		0		ns
t _{GLQX} /t _{OLZ}	Output Enable to Output in Low Z	0		0		0		ns
tGHQZ/tDF	Output Disable to Output in High Z		30		35		40	ns
tон	Output Hold from Address, CE, or OE Change(1)	0		0		0		ns
twhgL	Write Recovery Time before Read	6		6		6		μs

NOTES:

- Whichever occurs first.
 Rise/Fall Time ≤ 10 ns.




Figure 6. A.C. Waveforms for Read Operations

- INTEL CORP

MEMORY/LOGIC

T-46-13-27

A.C. CHARACTERISTICS—Write/Erase/Program Operations(1)

Versions		28F010-120P1C4		28F010-150P1C4		28F010-200P1C4		Unit
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	
t _{AVAV} /t _{WC}	Write Cycle Time	120		150		200		ns
t _{AVWL} /t _{AS}	Address Set-Up Time	0		0		0		ns
t _{WLAX} /t _{AH}	Address Hold Time	60		60		75		ns
t _{DVWH} /t _{DS}	Data Set-up Time	50		50		50		ns
t _{WHDX} /t _{DH}	Data Hold Time	10		10		10		ns
twhgL	Write Recovery Time before Read	6		6		6		μs
^t GHWL	Read Recovery Time before Write	0		0		0		μs
t _{ELWL} /t _{CS}	Chip Enable Set-Up Time	0		0		0		ns
t _{WHEH} /t _{CH}	Chip Enable Hold Time	0		0		0		ns
t _{WLWH} /t _{WP}	Write Pulse Width	70		80		80		ns
twhwL/twpH	Write Pulse Width High	20		20		20		ns
twhwh1	Duration of Programming Operation	10	25	10	25	10	25	μs
twhwh2	Duration of Erase Operation	9.5	10.5	9.5	10.5	9.5	10.5	ms
t _{VPEL}	V _{PP} Set-Up Time to Chip Enable Low	100		100		100		ns

NOTES:

1. Read timing characteristics during read/write operations are the same as during read-only operations. Refer to A.C. Characteristics for Read-Only Operations.

2. Chip-Enable Controlled Writes: Write operations are driven by the valid combination of Chip-Enable and Write-Enable. In systems where Chip-Enable defines the write pulse width (within a longer Write-Enable timing waveform) all set-up, hold, and inactive Write-Enable times should be measured relative to the Chip-Enable waveform.

3. Rise/Fall time \leq 10 ns.

ERASE AND PROGRAMMING PERFORMANCE

Parameter	Limits			Unit	Comments	
T di dilijotoi	Min	Min Typ Max]	Oomments	
Chip Erase Time		0.5(1)	10	Sec	Excludes 00H Programming Prior to Erasure	
Chip Program Time		2(1)	24	Sec	Excludes System-Level Overhead	
Erase/Program Cycles	10,000	100,000		Cycles		

NOTES:

1. 25°C, 12.0V Vpp, 10,000 Cycles.

Annual Control

(1 to 1



o10 PRELIMINARY

INTEL CORP MEMORY/LOGIC




Figure 7. 28F010 Typical Programming Time vs. Temperature




Figure 8. 28F010 Typical Programming Time vs. VPP Voltage

THE PERSON AND PROPERTY OF THE PERSON AND PROPER

INTEL CORP MEMORY/LOGIC




Figure 9. 28F010 Typical Erase Time vs. Temperature




Figure 10. 28F010 Typical Erase Time vs. Vpp Voltage




Figure 11. A.C. Waveforms for Programming Operations

T-46-13-27

1

(Provide

可以記述




Figure 12. A.C. Waveforms for Erase Operations




12E D 4826176 0061123 T

PRELIMINARY

T-46-13-27

Ordering Information



MEMORY/LOGIC

Valid Combinations:

D28F010-120P1C4

N28F010-120P1C4

INTEL CORP

D28F010-150P1C4

N28F010-150P1C4

D28F010-200P1C4

N28F010-200P1C4

ADDITIONAL INFORMATION

Order Number

ER-20, "ETOXTM Flash Memory Technology"

294005

RR-60, "ETOX™ Flash Memory Reliability Data Summary"

293002

AP-316, "Using the 28F256 Flash Memory for In-System Reprogrammable Nonvolatile Storage"

292046