

Le79555

Subscriber Line Interface Circuit




The Le79555 Subscriber Line Interface Circuit implements the basic telephone line interface functions, and enables the design of low-power, high-performance POTS line interface cards.

DISTINCTIVE CHARACTERISTICS

- Ideal for high-density, low-power linecard applications
- Control states: Active, Reverse Polarity, Tip Open, Ringing, Standby, and Open Circuit
- Low standby power (35 mW)
- -16 V to -58 V battery operation
- On-hook transmission
- Two-wire impedance set by single external impedance
- Programmable constant-current feed
- Low Overhead Voltage (6 V)
- Programmable loop-detect threshold
- Ground-start detector
- Programmable ring-trip detect threshold
- No -5 V supply required
- Current Gain = 500
- Three on-chip relay drivers and relay snubbers, one ringing and two general purpose
- Tip Open state for ground-start lines
- On-chip switching regulator for Low power dissipation


BLOCK DIAGRAM



ORDERING INFORMATION

Standard Products

Legerity standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of the elements below.



Valid Combinations		
Le79555	-1	VC
	-2	
	-3	
	-4	

Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local Legerity sales office to confirm availability of specific valid combinations, to check on newly released combinations.

Note:

* Functionality of the device from 0°C to +70°C is guaranteed by production testing. Performance from -40°C to +85°C is guaranteed by characterization and periodic sampling of production units.

CONNECTION DIAGRAMS

Top View



Notes:

1. Pin 1 is marked for orientation.
2. N/C = No Connect
3. RSVD = Reserved. Do not connect to this pin.

PIN DESCRIPTIONS

Pin Name	Type	Description
AGND	Gnd	Analog and Digital ground.
A(TIP)	Output	Output of A(TIP) power amplifier.
BATSW	Input	(VREG Switch Control) Input to switch VREG between on-chip switching regulator (input Low) and VBAT2 (input High).
BGND	Gnd	Battery (power) ground.
B(RING)	Output	Output of B(RING) power amplifier.
C3–C1	Input	SLIC control pins. C3 is MSB and C1 is LSB.
CAS	Capacitor	Anti-Saturation pin for capacitor to filter reference voltage when operating in anti-saturation region.
CHCLK	Input	(Chopper Clock) Input to switching regulator. $f = 256 \text{ kHz}$ (nominal)
CHS	Input	(Chopper Stabilization) Connection for external stabilization components.
D2–D1	Input	Relay Driver Control. D1 and D2 control the relay drivers RYOUT1 and RYOUT2. Logic Low on D1 activates the RYOUT1 relay driver. Logic Low on D2 activates the RYOUT2 relay driver.
DA	Input	Negative input to ring-trip comparator.
DB	Input	Positive input to ring-trip comparator.
$\overline{\text{DET}}$	Output	Switchhook Detector. A logic Low indicates that selected condition is detected. The detect condition is selected by the logic inputs (C3–C1). The output is open-collector with a built-in $15 \text{ k}\Omega$ pull-up resistor.
HPA	Capacitor	A (TIP) side of high-pass filter capacitor.
HPB	Capacitor	B (RING) side of high-pass filter capacitor.
L	Output	(Switching Regulator Power Transistor) Connection point for filter inductor and anode of catch diode. This pin will have up to 60 V of pulse waveform on it, and it must be isolated from sensitive circuits. Care must be taken to keep the diode connections short because of the high currents and di/dt .
N/C	—	No Connect. This pin is not internally connected.
QBAT	Battery	(Quiet Battery) Filtered battery supply for the signal-processing circuits.
RD	Resistor	Detector threshold set and filter pin.
RDC	Resistor	Connection point for the DC feed current programming network. The other end of the network connects to the receiver summing node (RSN).
RINGOUT	Output	Ring Relay Driver. Open-collector driver with emitter internally connected to BGND.
RSN	Input	Receive Summing Node. The metallic current (both AC and DC) between A(TIP) and B(RING) is equal to 500 times the current into this pin. The networks which program receive gain, two-wire impedance, and feed resistance all connect to this node.
RYOUT1	Output	Relay/Switch Driver. Open-collector driver with emitter internally connected to BGND.
RYOUT2	Output	Relay/Switch Driver. Open-collector driver with emitter internally connected to BGND.
VBAT	Battery	Most negative battery.
VBAT2	Battery	Battery supply to replace the VREG. Can be used to override switching regulator output, enabled by BATSW (high).
VBREF	—	This is a Legerity reserved pin and must always be connected to the QBAT pin.
VCC	Power Supply	+5 V power supply.

Pin Name	Type	Description
VDC	Output	Output that is proportional to the line voltage: $VDC = V_A - V_B / 20$.
VREG	Input	(Regulated Voltage) Provides internal negative power supply and connection point for inductor, filter capacitor, and chopper stabilization. VREG is switched between on-chip switching regulator and VBAT2.
VTX	Output	Transmit Audio. This output is a 0.50 gain version of the A(TIP) and B(RING) metallic voltage. VTX also sources the two-wire input impedance programming network.

ABSOLUTE MAXIMUM RATINGS

Storage temperature	-55°C to +150°C
V _{CC} with respect to AGND	-0.4 V to +7.0 V
V _{BAT1} , V _{BAT2} with respect to AGND:	
Continuous	+0.4 V to -70 V
10 ms	+0.4 V to -75 V
BGND with respect to AGND	+3 V to -3 V
A(TIP) or B(RING) to BGND:	
Continuous	V _{BAT} to +1 V
10 ms (f = 0.1 Hz)	-70 V to +5 V
1 μs (f = 0.1 Hz)	-80 V to +8 V
250 ns (f = 0.1 Hz)	-90 V to +12 V
Current from A(TIP) or B(RING)	±150 mA
RINGOUT/RYOUT1,2 current	50 mA
RINGOUT/RYOUT1,2 voltage	BGND to +7 V
RINGOUT/RYOUT1,2 transient	BGND to +10 V
DA and DB inputs	
Voltage on ring-trip inputs	V _{BAT} to 0 V
Current into ring-trip inputs	±10 mA
C3-C1, D2-D1, BATSW, CHCLK	
Input voltage	-0.4 V to V _{CC} + 0.4 V
Maximum power dissipation, continuous, T _A = 70°C, No heat sink (See note)	
In 44-pin TQFP package	1.4 W
Thermal Data:	θ _{JA}
In 44-pin TQFP package	52°C/W typ
ESD immunity/pin (HBM)	1500 V

Note: Thermal limiting circuitry on-chip will shut down the circuit at a junction temperature of about 165°C. The device should never see this temperature and operation above 145°C junction temperature may degrade device reliability.

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices

Ambient temperature	0°C to +70°C*
V _{CC}	4.75 V to 5.25 V
V _{BAT1} , V _{BAT2}	-15 V to -58 V
AGND	0 V
BGND with respect to AGND	-100 mV to +100 mV
Load resistance on VTX to ground	20 kΩ min

*The operating ranges define those limits between which the functionality of the device is guaranteed.

* Functionality of the device from 0°C to +70°C is guaranteed by production testing. Performance from -40°C to +85°C is guaranteed by characterization and periodic sampling of production units.

ELECTRICAL CHARACTERISTICS

Description	Test Conditions (see Note 1)	Min	Typ	Max	Unit	Note	
Transmission Performance							
2-wire return loss	200 Hz to 3.4 kHz	26			dB	1, 4	
Analog output (VTX) impedance			1	20	Ω	4	
Analog (VTX) output offset voltage		−50		+50	mV		
Overload level, 2-wire	Active state	2.5			Vpk	2a	
Overload level	On hook, R _{LAC} = 600 Ω	0.77			Vrms	2b	
THD, Total Harmonic Distortion	0 dBm +7 dBm		−64 −55	−50 −40	dB	5	
THD, On hook	0 dBm, R _{LAC} = 600 Ω			−36			
Longitudinal Capability (See Test Circuit D)							
Longitudinal to metallic L-T, L-4	Normal Polarity				dB	4	
200 Hz to 1 kHz	0°C to +70°C	−2,−4	63				
	−40°C to +85°C	−2,−4	58				
	0°C to +70°C	−1,−3	52				
	−40°C to +85°C	−1,−3	50				
	Reverse Polarity						
	−40°C to +85°C	−2	54				
	0°C to +70°C	−1	52				
	−40°C to +85°C	−1	50				
Longitudinal to metallic L-T, L-4	Normal Polarity					4	
1 kHz to 3.4 kHz	0°C to +70°C	−2,−4	58				
	−40°C to +85°C	−2,−4	53				
	0°C to +70°C	−1,−3	52				
	−40°C to +85°C	−1,−3	50				
	Reverse Polarity						
	−40°C to +85°C	−2	53				
	0°C to +70°C	−1	52				
	−40°C to +85°C	−1	50				
Longitudinal signal generation 4-L	200 Hz to 3.4 kHz	40					
Longitudinal current per pin (A or B)	Active state	17	27		mArms		8
Longitudinal impedance at A or B	0 to 100 Hz		25		Ω/pin		4
Idle Channel Noise							
C-message weighted noise	R _L = 600 Ω 0°C to +70°C R _L = 600 Ω −40°C to +85°C		7	+10 +12	dBrnc		4
Psophometric weighted noise	R _L = 600 Ω 0°C to +70°C R _L = 600 Ω −40°C to +85°C		−83	−80 −78	dBmp		
Insertion Loss and Balance Return Signal (See Test Circuits A and B)							
Gain accuracy 4- to 2-wire	0 dBm, 1 kHz	−0.20	0	+0.20	dB	3	
Gain accuracy 2- to 4-wire, 4- to 4-wire	0 dBm, 1 kHz	−6.22	−6.02	−5.82		3	
Gain accuracy, 4- to 2-wire	On hook	−0.35		+0.35		3,4	
Gain accuracy, 2- to 4-wire, 4- to 4-wire	On hook	−6.37	−6.02	−5.67			
Gain accuracy over frequency	300 to 3.4 kHz relative to 1 kHz	−0.15		+0.15		3	
Gain tracking	+3 dBm to −55 dBm relative to 0 dBm	−0.15		+0.15		3,4	
Gain tracking On hook	0 dBm to −37 dBm +3 dBm to 0 dBm	−0.15 −0.35		+0.15 +0.35		3,4	
Group delay	0 dBm, 1 kHz		4		μs	4, 7	


ELECTRICAL CHARACTERISTICS (continued)

Description	Test Conditions (See Note 1)	Min	Typ	Max	Unit	Note
Line Characteristics						
I _L , Short Loops, Active state	R _{LDC} = 600 Ω	22.5	24.5	26.5	mA	
I _L , Long Loops, Active state	R _{LDC} = 2010 Ω, V _{BAT} = −50 V	20	22.5			
I _L , Accuracy, Standby state	$I_L = \frac{ BAT - 3\text{ V}}{R_L + 400}$ T _A = 25°C	16				
	Constant-current region	18	30			
I _L LIM	Active, A and B to ground		75	120	mA	
V _{DC} Accuracy	V _{DC} = V _{AB} /20 R _i = 300 to 1500 Ω	0.053	0.055	0.057		9
V _{AB} , Open Circuit voltage	V _{BAT} = V _{BAT1} , V _{BAT2} = −50 V	42.75	44		V	
I _A , Leakage, Tip Open state	R _L = 0			100	μA	
I _B , Current, Tip Open state	B to GND	15	30	56	mA	
V _A , Active	RA to BAT = 7 kΩ, RB to GND = 100 Ω	−7.5	−5		V	4
Power Supply Rejection Ratio						
V _{CC}	50 Hz to 3.4 kHz (V _{RIPPLE} = 100 mVrms)	30	40		dB	5
V _{BAT}	50 Hz to 3.4 kHz off-hook constant current (V _{RIPPLE} = 500 mVpp)	28	50			
Effective internal resistance	CAS pin to V _{BAT}	85	170	255	kΩ	4
Power Dissipation						
On hook, Standby state			45	60	mW	
On hook, Active state			130	170		
Off hook, Standby state	R _L = 600 Ω		860	1200		
Off hook, Active state	R _L = 600 Ω		230	320		
Supply Currents						
I _{CC} , On-hook V _{CC} supply current	Standby state		2.3	3.2	mA	
	Active state		4.25	6.0		
I _{BAT} , On-hook V _{BAT} supply current + V _{REG} supply current	Standby state		0.65	0.9		
	Active state		2.0	3.0		
RFI Rejection						
RFI rejection	100 kHz to 30 MHz, (See Figure F)			1.0	mVrms	4
Receive Summing Node (RSN)						
RSN DC voltage	I _{RSN} = 0 mA		0		V	4
RSN impedance	200 Hz to 3.4 kHz		10	20	Ω	
Logic Inputs (C3–C1 and D2–D1)						
V _{IH} , Input High voltage (except C3)		2.0			V	
V _{IH} , C3		2.5				
V _{IL} , Input Low voltage				0.8		
I _{IH} , Input High current		−75		40	μA	
I _{IL} , Input Low current		−400				
Logic Output (DET)						
V _{OL} , Output Low voltage	I _{OUT} = 0.3 mA, 15 kΩ to V _{CC}			0.40	V	
V _{OH} , Output High voltage	I _{OUT} = −0.1 mA, 15 kΩ to V _{CC}	2.4				


ELECTRICAL CHARACTERISTICS (continued)

Description	Test Conditions (See Note 1)	Min	Typ	Max	Unit	Note
Switching Regulator Inputs						
CHCLK, Low	$I_{\text{sink}} < 50 \mu\text{A}$, $f = 200 \text{ kHz to } 300 \text{ kHz}$, 50% duty cycle, square wave.			0.40	V	
CHCLK, High	$I_{\text{source}} < 1 \mu\text{A}$,	2.5			V	
BATSW, Low	$I_{\text{sink}} < 50 \mu\text{A}$			0.40	V	
BATSW, High	$I_{\text{source}} < 1 \mu\text{A}$	2.5			V	
Ring-Trip Detector Input (DA, DB)						
Bias current		-500	-50		nA	
Offset voltage	Source resistance = 2 M Ω	-50	0	+50	mV	6
Loop Detector						
On threshold	$R_D = 35.4 \text{ k}\Omega$	9.4	11.7	14.0	mA	
Off threshold	$R_D = 35.4 \text{ k}\Omega$	8.8	10.4	12.0		
Hysteresis	$R_D = 35.4 \text{ k}\Omega$		1.3			
IGK, Ground-key detector threshold	R_L from BX to GND Active, Standby, and Tip open	5	9	13	mA	
Relay Driver Output (RINGOUT, RYOUT1, RYOUT2)						
On voltage	$I_{OL} = 40 \text{ mA}$		+0.3	+0.7	V	
Off leakage	$V_{OH} = +5 \text{ V}$			100	μA	
Zener breakover	$I_Z = 100 \mu\text{A}$	6	7.2		V	
Zener On voltage	$I_Z = 30 \text{ mA}$		8			

RELAY DRIVER SCHEMATICS




BATTERY SWITCH SCHEMATICS



Notes:

1. Unless otherwise noted, test conditions are $V_{BAT1} = V_{BAT2} = -52\text{ V}$, $V_{CC} = +5\text{ V}$, $R_L = 600\ \Omega$, $R_{DC1} = R_{DC2} = 13.02\text{ K}$, $R_D = 35.4\text{ k}\Omega$, no fuse resistors, $C_{HP} = 0.22\ \mu\text{F}$, $C_{DC} = 0.33\ \mu\text{F}$, $C_{CAS} = 0.33\ \mu\text{F}$, $D1 = 1\text{N400x}$, two-wire AC input impedance is a $600\ \Omega$ resistance synthesized by the programming network shown below.



2. a. Overload level is defined when $THD = 1\%$.
b. Overload level is defined when $THD = 1.5\%$.
3. Balance return signal is the signal generated at V_{TX} by V_{RX} . This specification assumes that the two-wire, AC-load impedance matches the programmed impedance.
4. Not tested in production. This parameter is guaranteed by characterization or correlation to other tests.
5. This parameter is tested at 1 kHz in production. Performance at other frequencies is guaranteed by characterization.
6. Tested with $0\ \Omega$ source impedance. $2\text{ M}\Omega$ is specified for system design only.
7. Group delay can be greatly reduced by using a Z_T network such as that shown in Note 1. The network reduces the group delay to less than $2\ \mu\text{s}$ and increases 2WRL . The effect of group delay on linecard performance also may be compensated for by synthesizing complex impedance with the QSLAC™ or DSLAC™ device.
8. Minimum current level guaranteed not to cause a false loop detect.
9. V_{DC}/V_{AB}

Table 1. SLIC Decoding


State	C3	C2	C1	Two-Wire Status	$\overline{\text{DET}}$ Output
0	0	0	0	Reserved	X
1	0	0	1	Reserved	X
2	0	1	0	Active Polarity Reversal	Loop detector
3	0	1	1	Tip Open	Ground Key*
4	1	0	0	Open Circuit	Ring trip
5	1	0	1	Ringing	Ring trip
6	1	1	0	Active	Loop detector
7	1	1	1	Standby	Loop detector

*Ground key selection in Tip Open is automatic. If longitudinal current is greater than 9 mA in Active, Standby, or Tip Open, the DET will go low. Therefore, if in Active or Standby, DET may be an indication of off hook, ground key, or both.

Table 2. User-Programmable Components

$Z_T = 250(Z_{2WIN} - 2R_F)$	Z_T is connected between the VTX and RSN pins. The fuse resistors are R_F , and Z_{2WIN} is the desired 2-wire AC input impedance. When computing Z_T , the internal current amplifier pole and any external stray capacitance between VTX and RSN must be taken into account.
$Z_{RX} = \frac{Z_L}{G_{42L}} \bullet \frac{500Z_T}{Z_T + 250(Z_L + 2R_F)}$	Z_{RX} is connected from VRX to RSN. Z_T is defined above, and G_{42L} is the desired receive gain.
$R_{DC1} + R_{DC2} = \frac{625}{I_{LOOP}}$ $C_{DC} = 1.5 \text{ ms} \bullet \frac{R_{DC1} + R_{DC2}}{R_{DC1} \bullet R_{DC2}}$	R_{DC1} , R_{DC2} , and C_{DC} form the network connected to the R_{DC} pin. R_{DC1} and R_{DC2} are approximately equal. I_{LOOP} is the desired loop current in the constant-current region.
$RD_{ON} = \frac{390}{I_T}, \quad RD_{OFF} = \frac{355}{I_T}, \quad C_D = \frac{0.5 \text{ ms}}{R_D}$	R_D and C_D form the network connected from R_D to AGND/DGND and I_T is the threshold current between on hook and off hook.
$C_{CAS} = \frac{1}{3.4 \bullet 10^5 \pi f_c}$	C_{CAS} is the regulator filter capacitor and f_c is the desired filter cut-off frequency.
$I_{STANDBY} = \frac{ V_{BAT} - 3 \text{ V}}{400 \Omega + R_L}$	Standby loop current (resistive region).

DC Characteristics




Notes:

1. Constant current region: $V_{AB} = I_L R_L' = \frac{625}{R_{DC}} R_L'$, where $R_L' = R_L + 2R_F$
2. Battery tracking anti-sat (off hook):
 - a) $V_{AB} \leq 41.6 \text{ V}$ $V_{AB} = |V_{BAT}| - 2.0 - I_L(R_{DC}/138)$
 - b) $V_{AB} \geq 41.6 \text{ V}$ $V_{AB} = .8|V_{BAT}| + 6.73 - I_L(R_{DC}/172)$
3. Battery tracking anti-sat (on hook):
 - a) $V_{AB} \leq 41.6 \text{ V}$ $V_{AB} = |V_{BAT}| - 5.3 - I_L(R_{DC}/138)$
 - b) $V_{AB} \geq 41.6 \text{ V}$ $V_{AB} = .8|V_{BAT}| + 4.08 - I_L(R_{DC}/172)$

a. Load Line (Typical)


DC FEED CHARACTERISTICS (continued)




b. Feed Programming

Figure 1. DC Feed Characteristics


TEST CIRCUITS



A. Two- to Four-Wire Insertion Loss




B. Four- to Two-Wire Insertion Loss and Balance Return Signal




C. Longitudinal Balance


TEST CIRCUITS (continued)



D. Two-Wire Return Loss Test Circuit




E. RFI Test Circuit



F. Am79555 Test Circuit


APPLICATION CIRCUIT



F. Le79555 Application Circuit

PHYSICAL DIMENSION PQT044

BSC is an ANSI standard for Basic Centering. Dimensions are measured in millimeters.



REVISION SUMMARY

Revision A to Revision A2

- Updated the Pin Description table to correct inconsistencies.
- The physical dimension (PQT044) was added to the Physical Dimension section.
- Added the Connection Diagram on page 3.

Revision A2 to Revision A3

- Changed 8 V to 6 V in the Distinctive Characteristics section.
- Added the 32-pin PLCC information to the Ordering Information and Absolute Maximum Ratings sections and added the connection diagram.
- In the Electrical Characteristics table:
 - Updated the information in the Line Characteristics section on the Long Loops row and the VDC Accuracy row.
 - Deleted the Disconnect state information in the Power Dissipation and Supply Currents sections.

Notes:

www.legerity.com

Notes:

www.legerity.com

Legerity provides silicon solutions that enhance the performance, speeds time-to-market, and lowers the system cost of our customers' products. By combining process, design, systems architecture, and a complete set of software and hardware support tools with unparalleled factory and worldwide field applications support, Legerity ensures its customers enjoy a smoother design experience. It is this commitment to our customers that places Legerity in a class by itself.

The contents of this document are provided in connection with Legerity, Inc. products. Legerity makes no representations or warranties with respect to the accuracy or completeness of the contents of this publication and reserves the right to make changes to specifications and product descriptions at any time without notice. No license, whether express, implied, arising by estoppel or otherwise, to any intellectual property rights is granted by this publication. Except as set forth in Legerity's Standard Terms and Conditions of Sale, Legerity assumes no liability whatsoever, and disclaims any express or implied warranty, relating to its products including, but not limited to, the implied warranty of merchantability, fitness for a particular purpose, or infringement of any intellectual property right.

Legerity's products are not designed, intended, authorized or warranted for use as components in systems intended for surgical implant into the body, or in other applications intended to support or sustain life, or in any other application in which the failure of Legerity's product could create a situation where personal injury, death, or severe property or environmental damage may occur. Legerity reserves the right to discontinue or make changes to its products at any time without notice.

© 2001 Legerity, Inc.
All rights reserved.

Trademarks

Legerity, the Legerity logo and combinations thereof, DSLAC and QSLAC are trademarks of Legerity, Inc.

Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies.

P.O. Box 18200
Austin, Texas 78760-8200

Telephone: (512) 228-5400
Fax: (512) 228-5510
North America Toll Free: (800) 432-4009

*To contact the Legerity Sales Office nearest you,
or to download or order product literature, visit
our website at **www.legerity.com**.*

*To order literature in North America, call:
(800) 572-4859
or email:
americallit@legerity.com*

*To order literature in Europe or Asia, call:
44-0-1179-341607
or email:
Europe — eurolit@legerity.com*