


WIDE BANDWIDTH SINGLE J-FET OPERATIONAL AMPLIFIERS

- REPLACE HYBRID AND MODULE FET OP AMPs
- RUGGED J-FETs ALLOW BLOW-OUT FREE-HANDLING COMPARED WITH MOSFET INPUT DEVICES
- EXCELLENT FOR LOW NOISE APPLICATIONS USING EITHER HIGH OR LOW SOURCE IMPEDANCE (VERY LOW $1/f$ CORNER)
- OFFSET VOLTAGE ADJUST DOES NOT DEGRADE DRIFT OR COMMON-MODE REJECTION AS IN MOST MONOLITHIC AMPLIFIERS
- INTERNAL COMPENSATION AND LARGE DIFFERENTIAL INPUT VOLTAGE CAPABILITY (UP TO V_{CC}^+)

TYPICAL APPLICATIONS

- PRECISION HIGH SPEED INTEGRATORS
- FAST D/A AND A/D CONVERTERS
- HIGH IMPEDANCE BUFFERS
- WIDEBAND, LOW NOISE, LOW DRIFT AMPLIFIERS
- LOGARITHMIC AMPLIFIERS
- PHOTOCELL AMPLIFIERS
- SAMPLE AND HOLD CIRCUITS




ORDER CODES

Part Number	Temperature Range	Package		
		H	N	D
LF355, LF356, LF357	0°C, +70°C	•	•	•
LF255, LF256, LF257	-40°C, +105°C	•	•	•
LF155, LF156, LF157	-55°C, +125°C	•	•	•

Examples : LF355N, LF155H

155-01 TBL

PIN CONNECTIONS (top views)




DESCRIPTION

These circuits are monolithic J-FET input operational amplifiers incorporating well matched, high voltage J-FET on the same chip with standard bipolar transistors.


This amplifiers feature low input bias and offset currents, low input offset voltage and input offset voltage drift, coupled with offset adjust which does not degrade drift or common-mode rejection.

The devices are also designed for high slew rate, wide bandwidth, extremely fast settling time, low voltage and current noise and a low $1/f$ noise corner.

SCHEMATIC DIAGRAM



V_{IO} ADJUSTMENT



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter		Value	Unit
V _{CC}	Supply Voltage		±22	V
V _I	Input Voltage - (note 1)		±20	V
V _{id}	Differential Input Voltage		±40	V
P _{tot}	Power Dissipation		570	mW
	Output Short-circuit Duration		Infinite	
T _{oper}	Operating Free Air Temperature Range		LF155-LF156-LF157 LF255-LF256-LF257 LF355-LF356-LF357	°C
T _{stg}	Storage Temperature Range			°C

ELECTRICAL CHARACTERISTICS

LF155, LF156, LF157

-55°C ≤ T_{amb} ≤ +125°C

±15V ≤ V_{CC} ≤ ±20V

LF255, LF256, LF257

-40°C ≤ T_{amb} ≤ +105°C

±15V ≤ V_{CC} ≤ ±20V

(unless otherwise specified)

Symbol	Parameter	LF155 - LF156 - LF157 LF255 - LF256 - LF257			Unit
		Min.	Typ.	Max.	
V _{IO}	Input Offset Voltage (R _S = 50Ω) T _{amb} = +25°C T _{min} ≤ T _{amb} ≤ T _{max} LF155, LF156, LF157 LF255, LF256, LF257		3	5 7 6.5	mV
I _{IO}	Input Offset Current - (note 3) T _{amb} = +25°C T _{min} ≤ T _{amb} ≤ T _{max} LF155, LF156, LF157 LF255, LF256, LF257		3	20 20 1	pA nA nA
I _{IB}	Input Bias Current - (note 3) T _{amb} = 25°C T _{min} ≤ T _{amb} ≤ T _{max} LF155, LF156, LF157 LF255, LF256, LF257		20	100 50 5	pA nA nA
A _{vd}	Large Signal Voltage Gain (R _L = 2kΩ, V _o = ±10V, V _{CC} = ±15V) T _{amb} = +25°C T _{min} ≤ T _{amb} ≤ T _{max}	50 25	200		V/mV
SVR	Supply Voltage Rejection Ratio - (note 4)	85	100		dB
I _{CC}	Supply Current, (V _{CC} = ±15V, no load) T _{amb} = +25°C LF155, LF255 LF156, LF256 LF157, LF257		2 5 5	4 7 7	mA
DV _{IO}	Input Offset Voltage Drift (R _S = 50Ω)		5		μV/°C
DV _{IO} /V _{IO}	Change in Average Temperature Coefficient with V _{IO} adjust (R _S = 50Ω) - (note 2)		0.5		μV/°C per mV
V _{ICM}	Input Common Mode Voltage Range (V _{CC} = ±15V, T _{amb} = 25°C)	±11	+15.1 -12		V
CMR	Common Mode Rejection Ratio	85	100		dB
±V _{OPP}	Output Voltage Swing (V _{CC} = ±15V) R _L = 10kΩ R _L = 2kΩ	±12 ±10	±13 ±12		V
GBP	Gain Bandwidth Product (V _{CC} = ±15V, T _{amb} = 25°C) LF155, LF255 LF156, LF256 LF157, LF257		2.5 5 20		MHz
SR	Slew Rate (V _{CC} = ±15V, T _{amb} = 25°C) A _V = 1 LF155, LF255 LF156, LF256 A _V = 5 LF157, LF257	7.5 30	5 12 50		V/μs
R _i	Input Resistance (T _{amb} = +25°C)		10 ¹²		Ω
C _i	Input Capacitance (V _{CC} = ±15V, T _{amb} = 25°C)		3		pF
e _n	Equivalent Input Noise Voltage (V _{CC} = ±15V, T _{amb} = 25°C, R _S = 100Ω) f = 1000Hz LF155, LF255 LF156, LF256 LF157, LF257 f = 100Hz LF155, LF255 LF156, LF256 LF157, LF257		20 12 12 25 15 15		nV √Hz
i _n	Equivalent Input Noise Current (V _{CC} = ±15V, T _{amb} = 25°C, f = 100Hz or f = 1000Hz)		0.01		pA √Hz
t _s	Settling Time (V _{CC} = ±15V, T _{amb} = 25°C) - (note 5) LF155, LF255 LF156, LF256 LF157, LF257		4 1.5 1.5		μs

155-03 TBL

ELECTRICAL CHARACTERISTICS

LF355, LF356, LF357
 0°C ≤ T_{amb} ≤ +70°C
 V_{CC} = ±15V
 (unless otherwise specified)

Symbol	Parameter	LF355 - LF356 - LF357			Unit
		Min.	Typ.	Max.	
V _{io}	Input Offset Voltage (R _S = 50Ω) T _{amb} = +25°C T _{min} ≤ T _{amb} ≤ T _{max}		3	10 13	mV
I _{io}	Input Offset Current - (note 3) T _{amb} = +25°C T _{min} ≤ T _{amb} ≤ T _{max}		3	50 2	pA nA
I _{ib}	Input Bias Current - (note 3) T _{amb} = 25°C T _{min} ≤ T _{amb} ≤ T _{max}		20	200 8	pA nA
A _{vd}	Large Signal Voltage Gain (R _L = 2kΩ, V _o = ±10V) T _{amb} = +25°C T _{min} ≤ T _{amb} ≤ T _{max}	25 15	200		V/mV
SVR	Supply Voltage Rejection Ratio - (note 4)	80	100		dB
I _{CC}	Supply Current, no Load T _{amb} = 25°C				mA
	LF355		2	4	
	LF356, LF357		5	10	
DV _{io}	Input Offset Voltage Drift (R _S = 50Ω) - (note 2)		5		μV/°C
DV _{io} /V _{io}	Change in Average Temperature Coefficient with V _{io} adjust (R _S = 50Ω)		0.5		μV/°C per mV
V _{icm}	Input Common Mode Voltage Range (T _{amb} = 25°C)	±10	+15.1 -12		V
CMR	Common Mode Rejection Ratio	80	100		dB
±V _{OPP}	Output Voltage Swing R _L = 10kΩ R _L = 2kΩ	±12 ±10	±13 ±12		V
GBP	Gain Bandwidth Product (T _{amb} = 25°C)		2.5 5 20		MHz
	LF355				
	LF356				
	LF357				
SR	Slew Rate (T _{amb} = 25°C) A _v = 1 A _v = 5		5 12 50		V/μs
	LF355				
	LF356				
	LF357				
R _i	Input Resistance (T _{amb} = +25°C)		10 ¹²		Ω
C _i	Input Capacitance (T _{amb} = 25°C)		3		pF
e _n	Equivalent Input Noise Voltage (T _{amb} = 25°C, R _S = 100Ω) f = 1000Hz f = 100Hz		20 12 25 15		nV √Hz
	LF355				
	LF356, LF357				
	LF355				
	LF356, LF357				
i _n	Equivalent Input Noise Current (T _{amb} = 25°C, f = 100Hz or f = 1000Hz)		0.0*		pA √Hz
t _s	Settling Time (T _{amb} = 25°C) - (note 5)		4 1.5		μs
	LF355				
	LF356, LF357				

- Notes :
- Unless otherwise specified the absolute maximum negative input voltage is equal to the negative power supply voltage.
 - The temperature coefficient of the adjusted input offset voltage changes only a small amount (0.5μV/°C typically) for each mV of adjustment from its original unadjusted value. Common-mode rejection and open loop voltage gain are also unaffected by offset adjustment.
 - The input bias currents are junction leakage currents which approximately double for every 10°C increase in the junction temperature T_{amb}. Due to limited production test time, the input bias current measured is correlated to junction temperature. In a normal operation the junction temperature rises above the ambient temperature as a result of internal power dissipation, P_{tot} = T_{amb} + R_{th(j-a)} × P_{tot} where R_{th(j-a)} is the thermal resistance from junction to ambient. Use of a heatsink is recommended if input currents are to be kept to a minimum.
 - Supply voltage rejection is measured for both supply magnitudes increasing or decreasing simultaneously, in accordance with common practise.
 - Settling time is defined here, for a unity gain inverter connection using 2kΩ resistors for the LF155, LF156 series. It is the time required for the error voltage (the voltage at the inverting input pin on the amplifier) to settle to within 0.01% of its final value from the time a 10V step input is applied to the inverter. For the LF157 series A_v = -5, the feedback resistor from output to input is 2kΩ and the output step is 10V.

APPLICATION HINTS

The LF155, LF156, LF157 series are op amps with J-FET input transistors. These JFETs have large reverse breakdown voltages from gate to source or drain eliminating the need of clamps across the inputs. Therefore large differential input voltages can easily be accommodated without a large increase of input currents. The maximum differential input voltage is independent of the supply voltage. However, neither of the negative input voltages should be allowed to exceed the negative supply as this will cause large currents to flow which can result in a destroyed unit.

Exceeding the negative common-mode limit on either input will cause a reversal of the phase to the output and force the amplifier output to the corresponding high or low state. Exceeding the negative common-mode limit on both inputs will force the amplifier output to a high state. In neither case does a latch occur since raising the input back within the common-mode range again puts the input stage and thus the amplifier in a normal operating mode.

Exceeding the positive common-mode limit on a single input will not change the phase of the output however, if both inputs exceed the limit, the output of the amplifier will be forced to a high state.

These amplifiers will operate with the common-mode input voltage equal to the positive supply. In fact, the common-mode voltage can exceed the positive supply by approximately 100 mV independent of supply voltage and over the full operating temperature range. The positive supply can therefore be used as a reference on an input as, for example, in a supply current monitor and/or limiter.

Precautions should be taken to ensure that the power supply for the integrated circuit never becomes

reversed in polarity or that the unit is not inadvertently installed backwards in a socket as an unlimited current surge through the resulting forward diode within the IC could cause fusing of the internal conductors and result in a destroyed unit.

Because these amplifiers are JFET rather than MOS-FET input op amps they do not require special handling.


All of the bias currents in these amplifiers are set by FET current sources. The drain currents for the amplifiers are therefore essentially independent of supply voltages.

As with most amplifiers, care should be taken with lead dress, components placement and supply decoupling in order to ensure stability. For example, resistors from the output to an input should be placed with the body close to the input to minimize "pickup" and maximize the frequency of the feedback pole by minimizing the capacitance from the input to ground.


A feedback pole is created when the feedback around any amplifier is resistive. The parallel resistance and capacitance from the input of the device (usually the inverting input) to ac ground set the frequency of the pole. In many instances the frequency of this pole is much greater than the expected 3 dB frequency of the closed loop gain and consequently there is negligible effect on stability margin. However, if the feedback pole is less than approximately six times the expected 3 dB frequency a lead capacitor should be placed from the output to the input of the op amp. The value of that added capacitor should be such that the RC time constant of this capacitor and the resistance it parallels is greater than or equal to the original feedback pole time constant.

TYPICAL CIRCUITS


LARGE POWER BW AMPLIFIER




SETTLING TIME TEST CIRCUIT




INPUT BIAS CURRENT




INPUT BIAS CURRENT




INPUT BIAS CURRENT




VOLTAGE SWING









SUPPLY CURRENT



SUPPLY CURRENT




155-07.EPS



SMALL SIGNAL PULSE RESPONSE


OUTPUT VOLTAGE SWING (50 mV/DIV)



TIME (0.5 μ s/DIV)

LARGE SIGNAL PULSE RESPONSE


OUTPUT VOLTAGE SWING (5 V/DIV)



TIME (1 μ s/DIV)

SMALL SIGNAL PULSE RESPONSE


OUTPUT VOLTAGE SWING (50 mV/DIV)



TIME (0.5 μ s/DIV)

LARGE SIGNAL PULSE RESPONSE


OUTPUT VOLTAGE SWING (5 V/DIV)



TIME (1 μ s/DIV)

SMALL SIGNAL PULSE RESPONSE


OUTPUT VOLTAGE SWING (50 mV/DIV)









TIME (0.1 μ s/DIV)

LARGE SIGNAL PULSE RESPONSE

OUTPUT VOLTAGE SWING (5 V/DIV)




TIME (0.5 μ s/DIV)




155-10.EPS


BODE PLOT




POWER SUPPLY REJECTION RATIO




BODE PLOT




POWER SUPPLY REJECTION RATIO



BODE PLOT



COMMON-MODE REJECTION RATIO



155-11.EPS

