



AMD 80C287™

80-Bit CMOS Math Coprocessor

DISTINCTIVE CHARACTERISTICS


- High-performance CMOS process yields 10-MHz and 12-MHz speed grades
- Available in space-saving 44-pin PLCC as well as 40-pin DIP
- 80-bit numeric accelerator for 80C286- and 80286-based systems
- Compatible with IEEE floating-point standard 754
- Static CMOS design does not require a minimum clock rate, resulting in significantly lower power dissipation
- Performs single-, double-, and extended-precision floating-point, as well as word, short, and long integer and 18-digit BCD conversions
- Adds trigonometric, logarithmic, exponential, and arithmetic instructions to the 80C286 instruction set

GENERAL DESCRIPTION

The AMD 80C287 math coprocessor is implemented in AMD's advanced static CMOS process that allows for significantly higher speeds at a much lower power dissipation than traditional NMOS versions or standard CMOS. The AMD 80C287 math coprocessor is a high-performance arithmetic processor that expands the 80C286 instruction set with floating-point instructions


including transcendentals, and integer and BCD conversions. The floating-point operations comply with the IEEE Standard 754. The device is available in 10- and 12-MHz speed grades and is provided in 44-pin PLCC and 40-pin DIP packages. When coupled with the 80C286, the AMD 80C287 math coprocessor provides a complete solution for high-performance numeric processing applications.

BLOCK DIAGRAM



11671A-001

CONNECTION DIAGRAM



Note: N/C pins should not be connected. Pin 1 is marked for orientation.

11671A-002

PIN DESCRIPTION

BUSY

Busy Status (Output; Active Low)

A Low level indicates that the AMD 80C287 math coprocessor is currently executing a command.

CKM

Clock Mode Signal (Input)

When CKM is High, the CLK is used directly. When CKM is Low, CLK is divided by three. This input must be either High or Low 20-CLK cycles before RESET goes Low.

CLK

Clock (Input)

Provides timing for AMD 80C287 math coprocessor operations.

CMD1, CMD0

Command Lines (Inputs)

CMD₁ and CMD₀, along with select inputs, allow the CPU to direct the AMD 80C287 math coprocessor operations. These inputs are timed relative to the read and write strobes.

D15-D0

Data (Inputs/Outputs)

Bi-directional data bus. These inputs are timed relative to the read and write strobes.

ERROR

Error Status (Output; Active Low)

Reflects the error summary status bit of the status word. A Low level indicates that an unmasked exception condition exists.

NPRD

Numeric Processor Read (Input; Active Low)

A Low level enables transfer of data from the AMD 80C287 math coprocessor. This input may be asynchronous to the AMD 80C287 clock.

NPST, NPS2

Numeric Processor Selects (Inputs)

Indicates the CPU is transferring data to and from the AMD 80C287 math coprocessor. Asserting both signals (NPST Low and NPS2 High) enables the AMD 80C287 math coprocessor to transfer floating-point data or instructions. No data transfers involving the AMD 80C287 math coprocessor will occur unless the AMD 80C287 math coprocessor is selected via NPST and NPS2. These inputs are timed relative to the read and write strobes.

NPWR

Numeric Processor Write (Input; Active Low)

A Low level enables transfer of data to the AMD 80C287 math coprocessor. This input may be asynchronous to the AMD 80C287 clock.

PEACK

Processor Extension Acknowledge
(Input; Active Low)

A Low level indicates that the request signal (PEREQ) has been recognized. PEACK causes the request (PEREQ) to be withdrawn when no more transfers are required. PEACK may be asynchronous to the AMD 80C287 clock.

PEREQ

Processor Extension Request (Output)

A High level indicates that the AMD 80C287 math coprocessor is ready to transfer data. PEREQ will be disabled upon assertion of PEACK or upon actual data transfer, whichever occurs first, when no more transfers are required.

RESET

System Reset (Input)

Reset causes the AMD 80C287 math coprocessor to immediately terminate its present activity and enter a dormant state. Reset must be High for more than four CLK cycles. For proper initialization the High-Low transition must occur no sooner than 50 μ s after V_{CC} and CLK meet their DC and AC specifications.

V_{CC}

+5 V Supply (Input)

V_{SS}


System Ground (Input)

Both pins must be connected to ground.

ORDERING INFORMATION

Commodity Products

AMD products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of the elements below.



Valid Combination	
N, P	AMD 80C287 -12
	AMD 80C287 -10

Valid Combination

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released valid combinations.

SIMPLIFIED FUNCTIONAL DESCRIPTION

The AMD 80C287 math coprocessor is internally divided into two basic processing units; the numeric execution unit, and the bus interface unit as shown in the block diagram. The numeric execution unit performs numeric instructions. The bus interface unit receives and decodes instructions, executes processor control instructions, and requests operands transfers to and from memory. The 80C286 may execute non-numeric instruction concurrently with numeric instruction executed on the AMD 80C287 math coprocessor. Synchronization and error recognition occurs when the next numeric instruction is decoded by the 80C286.

The Numeric Execution Unit

The numeric execution data path is 80 bits wide. All operands are converted to the internal 80-bit format before use. These instructions include arithmetic, transcendental, constant, and data transfer instructions.

The Bus Interface Unit

The bus interface unit decodes the ESC instruction executed by the 80C286. The signal BUSY is activated for the 80C286/AMD 80C287 synchronization and the signal ERROR is activated for error detection. BUSY is activated when an instruction is transferred and deactivated when the instruction completes. ERROR will be asserted if an error has occurred when BUSY is deactivated.

The signals PEREQ, PEACK, NPRD, NPWR, NPST, CMD0, CMD1, and NPS2 control data transfers between the AMD 80C287 math coprocessor and the 80C286. The 80C286 performs the actual data transfer with memory.

The Register Stack

The register stack contains eight 80-bit data registers, organized as a push down stack. Operations are performed on the stack top, between the stack top and another register, or between the stack top and memory.

System Configuration with 80C286

A simplified block diagram of the AMD 80C287 interface to a 80C286 CPU is shown in Figure 1. The AMD 80C287 math coprocessor can operate concurrently with the host CPU. The signals PEREQ, PEACK, BUSY, NPRD, NPWR, CMD0, and CMD1 allow the AMD 80C287 math coprocessor to receive instructions and data from the 80C286. Detection of errors are indicated to the CPU by asserting the signal ERROR. The address decode logic, bus control and timing logic are shown in this implementation using AMD PAL* devices but may also be accomplished using standard chip sets.

The AMD 80C287 math coprocessor operates either directly from the CPU clock or with a dedicated clock. The AMD 80C287 math coprocessor functions at two-thirds the frequency of the 80C286 when operating with the CPU clock (i.e., for a 16-MHz 80C286, the 32-MHz clock is divided down to 10.6 MHz).




Figure 1. The 80C286/AMD 80C287 Simplified System Configuration

11671A-003

ELECTRICAL AND SWITCHING CHARACTERISTICS

Absolute Maximum Ratings

Storage Temperature	–65 to +150° C
Ambient Temperature Under Bias	–55 to +125° C
Supply Voltage to Ground Potential	
Continuous	–1.0 to +7.0 V
DC Voltage Applied to Outputs	
for High Output State	–0.3 V to + V_{CC} +0.3 V
DC Input Voltage	–0.3 to V_{CC} +0.3 V
DC Output Current, into Low Outputs	30 mA
DC Input Current	–10 to +10 mA
Power Dissipation (Max.)	0.5 W

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect devices reliability.

Operating Ranges

Commercial (C) Devices

Temperature, Ambient (T_A)	0 to +70°C
(also meets 0 to 100°C Case Temperature (T_C) for laptop requirements)	
Supply Voltage (V_{CC})	+4.5 to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified (for APL Products, Group A, Subgroups 1, 2, 3 are tested unless otherwise noted).

Parameter Symbol	Parameter Description	Test Conditions		Min	Max	Unit
V _{OH}	Output High Voltage	V _{CC} = Min. V _{IN} = V _{IL} or V _{IH}	I _{OH} = -0.4 mA	2.4		V
V _{OL}	Output Low Voltage	V _{CC} = Min. V _{IN} = V _{IL} or V _{IH}	I _{OL} = 3 mA		0.45	
V _{IH}	Guaranteed Input Logical High Voltage (see note below)			2.0	V _{CC} +0.5	V
V _{IL}	Guaranteed Input Logical Low Voltage (see note below)			-0.5	0.8	V
V _{IHC}	Clock Input High Voltage CKM = 1 CKM = 0			2.0	V _{CC} +1.0	V
				3.8	V _{CC} +1.0	V
V _{ILC}	Clock Input Low Voltage CKM = 1 CKM = 0			-0.5 -0.5	0.8 0.6	V V
I _I	Input Leakage Current	0 V ≤ V _{IN} ≤ V _{CC}			±10	µA
I _{ozH}	Off-State (High Impedance) Output Current	V _{CC} = Max, V _O = 2.4 V			10	µA
I _{ozL}	Off-State (High Impedance) Output Current	V _{CC} = Max, V _O = 0.45 V			-10	µA
I _{CCO}	Power Supply Current, Operating	V _{CC} = Max Outputs Unloaded		10 mA + 5 mA/MHz		
I _{CCS}	Power Supply Current, Static	V _{CC} = Max, V _{IN} = V _{CC} or GND, I _O = 0 µA		20 mA		


Note: These input levels provide zero-noise immunity and should only be statically tested in a noise-free environment (not functionally tested).

SWITCHING CHARACTERISTICS over commercial operating range

No.	Parameter Description	AMD 80C287-10		AMD 80C287-12		Unit
		Min	Max	Min	Max	
1	Clock Period					
	CKM = 1	100		80		ns
	CKM = 0	32		26		ns
2	Clock Low Time					
	CKM = 1	45		35		ns
	CKM = 0	11		9		ns
3	Clock High Time					
	CKM = 1	28		22		ns
	CKM = 0	11		9		ns
4	Clock Rise Time		10		8	ns
5	Clock Fall Time		10		8	ns
6	Data Setup to NPWR Inactive	75		75		ns
7	Data Hold from NPWR Inactive	18		10		ns
8	NPWR, NPRD Active Time	90		70		ns
9	Command Valid Setup Time	0		0		ns
10	PEREQ Active to NPRD Active	100		80		ns
11	PEACK Active Time	60		50		ns
12	PEACK Inactive Time	200		160		ns
13	PEACK Inactive to NPRD, NPWR Inactive	40		32		ns
14	NPRD, NPWR Inactive to PEACK Active		-30		-30	ns
15	Command Valid Hold Time	22		18		ns
16	PEACK Active Setup to NPRD, NPWR	40		30		ns
17	NPRD, NPWR to CLK Setup	53		40		ns
18	NPRD, NPWR CLK Hold	37		29		ns
19	RESET to CLK Setup	20		20		ns
20	RESET from CLK Hold	20		20		ns
21	NPRD Inactive to Data Float		21		17	ns
22	NPRD Active to Data Valid		60		50	ns
23	ERROR Active to BUSY Inactive	100		100		ns
24	NPWR, Active to BUSY Active		100		80	ns
25	PEACK Active to PEREQ Inactive		100		80	ns
26	NPRD, NPWR Active to PEREQ Inactive	100		80		ns
27	Command Inactive Time					
	Write to Write	75		60		ns
	Read to Read	75		60		ns
	Write to Read	75		60		ns
	Read to Write	75		60		ns
28	Data Hold from Time NPRD Inactive	3		1		ns


SWITCHING WAVEFORMS

AC Drive and Measurement Points—CLK Input




11959A-004

AC Setup, Hold and Delay Time Measurement—General




11959A-005

AC Test Loading on Outputs




11959A-006

Read Timing from AMD 80C287 Math Coprocessor




11959A-007

Write Timing from AMD 80C287 Math Coprocessor




11959A-008

Data Channel Timing (Initiated by AMD 80C287 Math Coprocessor)




11959A-009

Error Output Timing



11959A-010


CLK, Reset Timing (CKM = 1)



NOTE: Reset, NPWR, NPRD are inputs asynchronous to CLK. Timing requirements above are given for testing purposes only, to assure recognition at a specific CLK edge.


11959A-011

CLK, $\overline{\text{NPRD}}$, $\overline{\text{NPWR}}$ TIMING (CKM = 1)



11959A-012


CLK, RESET TIMING (CKM = 0)



NOTE: Reset must meet timing shown to guarantee known phase of internal + 3 circuit.

11959A-013

CLK, $\overline{\text{NPRD}}$, $\overline{\text{NPWR}}$ TIMING (CKM = 0)



11959A-014