

SPEC No. E A 0 8 9 0 4  
I S S U E: Sep. 26. 1996

To: \_\_\_\_\_

## TENTATIVE SPECIFICATIONS

Product Type 160 Output LCD Segment Driver

Model No. LH1540A

※This tentative specifications contains 20 pages including the cover and appendix.  
If you have any objections, please contact us before issuing purchasing order.


CUSTOMERS ACCEPTANCE

DATE: \_\_\_\_\_

BY: \_\_\_\_\_

PRESENTED

BY: M. Shiota  
M. SHIOTA  
Dept. General Manager



REVIEWED BY:

PREPARED BY:

A. Nishikawa H. Fujino

ENGINEERING DEPARTMENT I  
LOGIC IC ENGINEERING CENTER  
TENRI INTEGRATED CIRCUITS (IC) GROUP  
SHARP CORPORATION

8180798 0027656 T97

- Handle this document carefully for it contains material protected by international copyright law. Any reproduction, full or in part, of this material is prohibited without the express written permission of the company.
- When using the products covered herein, please observe the conditions written herein and the precautions outlined in the following paragraphs. In no event shall the company be liable for any damages resulting from failure to strictly adhere to these conditions and precautions.
  - (1) The products covered herein are designed and manufactured for the following application areas. When using the products covered herein for the equipment listed in Paragraph (2), even for the following application areas, be sure to observe the precautions given in Paragraph (2). Never use the products for the equipment listed in Paragraph (3).
    - Office electronics
    - Instrumentation and measuring equipment
    - Machine tools
    - Audiovisual equipment
    - Home appliances
    - Communication equipment other than for trunk lines
  - (2) Those contemplating using the products covered herein for the following equipment which demands high reliability, should first contact a sales representative of the company and then accept responsibility for incorporating into the design fail-safe operation, redundancy, and other appropriate measures for ensuring reliability and safety of the equipment and the overall system.
    - Control and safety devices for airplanes, trains, automobiles, and other transportation equipment
    - Mainframe computers
    - Traffic control systems
    - Gas leak detectors and automatic cutoff devices
    - Rescue and security equipment
    - Other safety devices and safety equipment, etc.
  - (3) Do not use the products covered herein for the following equipment which demands extremely high performance in terms of functionality, reliability, or accuracy.
    - Aerospace equipment
    - Communications equipment for trunk lines
    - Control equipment for the nuclear power industry
    - Medical equipment related to life support, etc.
  - (4) Please direct all queries and comments regarding the interpretation of the above three Paragraphs to a sales representative of the company.
- Please direct all queries regarding the products covered herein to a sales representative of the company.

**Contents**

	<b>Page</b>
1. Summary .....	2
2. Features .....	2
3. Block Diagram .....	3
4. Functional Operations of Each Block .....	3
5. Pin Configuration .....	5
6. Pin Descriptions .....	5
7. Description of Functional Operations .....	7
8. Precaution .....	12
9. Absolute Maximum Ratings .....	13
10. Recommended Operating Conditions .....	13
11. Electrical Characteristics .....	13
12. Example of System Configuration .....	17
13. Example of Typical Characteristic .....	18

**■ 8180798 0027658 86T ■**


## 1. Summary

The LH1540A is a 160 output segment driver LSI suitable for driving large scale dot matrix LC panels using as personal computers/work stations. Through the use of SST (Super Slim TCP) technology, it is ideal for substantially decreasing the size of the frame section of the LC module. When combined with the LH1530 Common Driver, a low power consuming, high-precision LC panel display can be assembled.

## 2. Features

- Number of LC drive outputs : 160
- Supply voltage for LC drive : +10.0 to +42.0 V
- Supply voltage for the logic system : +2.5 to +5.5 V
- Low power consumption
- Shift Clock frequency : 20 MHz (Max.)  $V_{DD}=+5.0 V \pm 10\%$   
: 15 MHz (Max.)  $V_{DD}=+3.0$  to +4.5 V  
: 12 MHz (Max.)  $V_{DD}=+2.5$  to +3.0 V
- Low output impedance
- Adopts a data bus system
- 4-bit/8-bit parallel input modes are selectable with a mode (MD) pin
- Automatic transfer function of an enable signal
- Automatic counting function which, in the chip select mode, causes the internal clock to be stopped by automatically counting 160 of input data
- Supports high capacity LC panel display when combined with the LH1530 Common Driver
- CMOS silicon gate process (P-type Silicon Substrate)
- Package : 188 pin TCP (Tape Carrier Package)
- Not designed or rated as radiation hardened

## 3. Block Diagram




## 4. Functional Operations of Each Block

Block	Function
Active Control	Controls the selection or deselection of the chip. Following a LP signal input, and after the chip select signal is input, a select signal is generated internally until 160 bits of data have been read in. Once data input has been completed, a select signal for cascade connection is output, and the chip is deselected.
SP Conversion & Data Control	Data is retained until 8 bits have been completely input, after which they are put on the internal data bus 8 bits at a time.
Data Latch Control	Selects the state of the data latch which reads in the data bus signals. The shift direction is controlled by the control logic, for every 16 bits of data read in, the selection signal shifts one bit based on the state of the control circuit.
Data Latch	Latches the data on the data bus. The latched state of each LC driver output pin is controlled by the control logic and the data latch control, 160 bits of data are read in 20 sets of 8 bits.
Line Latch	All 160 bits which have been read into the data latch are simultaneously latched on the falling edge of the LP signal, and output to the level shifter block.

Block	Function
Level Shifter	The logic voltage signal is level-shifted to the LC drive voltage level, and output to the driver block.
4-Level Driver	Drives the LC driver output pins from the latch data, selecting one of 4 levels ( $V_0$ , $V_2$ , $V_3$ , $V_5$ ) based on the FR and DISPOFF signals.
Control Logic	Controls the operation of each block. When a LP signal has been input, all blocks are reset and the control logic waits for the selection signal output from the active control block. Once the selection signal has been output, operation of the data latch and data transmission are controlled. 160 bits of data are read in, and the chip is deselected.

## 5. Pin Configuration



## 6. Pin Descriptions

## 6-1. Pin Designations

Pin No.	Symbol	I/O	Designation
1 to 160	$Y_1 - Y_{160}$	O	LC drive output
161, 188	$V_{0R}, V_{0L}$	-	Power supply for LC drive
162, 187	$V_{2R}, V_{2L}$	-	Power supply for LC drive
163, 186	$V_{3R}, V_{3L}$	-	Power supply for LC drive
164, 185	$V_{5R}, V_{5L}$	-	Power supply for LC drive
165	$V_{DD}$	-	Power supply for logic system (+2.5 to +5.5 V)
166	MD	I	Mode selection input
167	SHL	I	Display data shift direction selection
168, 181	$EIO_2, EIO_1$	I/O	Input/Output for chip select
169 to 176	$DI_0 - DI_7$	I	Display data input
177	XCK	I	Display data shift clock input
178	LP	I	Display data latch pulse input
179	DISPOFF	I	Control input for deselect output level
180	FR	I	AC-converting signal input for LC drive waveform
182	TEST <sub>2</sub>	I	Test mode selection input
183	TEST <sub>1</sub>	I	Test mode selection input
184	$V_{SS}$	-	Ground (0 V)

## 6-2. Input/Output Circuits




Fig.1 Input Circuit

【Applicable pins】  
 $D1_0$  -  $7$ , XCK, LP, FR  
 SHL, MD, DISPOFF




Fig.2 Input/Output Circuit

【Applicable pins】  
 $E10_1$ ,  $E10_2$




Fig.3 LC Drive Output Circuit

【Applicable pins】  
 $Y_1$  -  $Y_{180}$



## 7. Description of Functional Operations

## 7-1. Pin Functions

Symbol	Function
$V_{DD}$	Logic system power supply pin connects to +2.5 to +5.5 V
$V_{SS}$	Ground pin connects to 0 V
$V_{0R}, V_{0L}$ $V_{2R}, V_{2L}$ $V_{3R}, V_{3L}$ $V_{5R}, V_{5L}$	<p>Power supply pin for LC driver voltage bias.</p> <ul style="list-style-type: none"> <li>• Normally, the bias voltage, that is set by a resistor divider.</li> <li>• Ensure that voltages are set such that <math>V_{SS} \leq V_5 &lt; V_3 &lt; V_2 &lt; V_0</math>.</li> <li>• To further reduce the difference between the output waveforms of LC driver output pins <math>Y_1</math> and <math>Y_{160}</math>, externally connect <math>V_{1R}</math> and <math>V_{1L}</math> (<math>i=0, 2, 3, 5</math>).</li> <li>• If only use <math>V_{1R}</math> or <math>V_{1L}</math> as power supply pin for LC driver voltage bias, use <math>V_{1L}</math> pin.</li> </ul>
$DI_0$ - $DI_7$	<p>Input Pin for display data</p> <ul style="list-style-type: none"> <li>• In 4-bit parallel input mode, input data into the 4 pins <math>DI_0</math>-<math>DI_3</math>. Connect <math>DI_4</math>-<math>DI_7</math> to <math>V_{SS}</math> or <math>V_{DD}</math>.</li> <li>• In 8-bit parallel input mode, input data into the 8 pins <math>DI_0</math>-<math>DI_7</math>.</li> </ul>
XCK	<p>Clock input pin for taking display data</p> <ul style="list-style-type: none"> <li>• Data is read on the falling edge of the clock pulse.</li> </ul>
LP	<p>Latch pulse input pin for display data</p> <ul style="list-style-type: none"> <li>• Data is latched on the falling edge of the clock pulse.</li> </ul>
SHL	<p>Direction selection pin for reading display data</p> <ul style="list-style-type: none"> <li>• When set to <math>V_{SS}</math> level "L", data is read sequentially from <math>Y_{160}</math> to <math>Y_1</math>.</li> <li>• When set to <math>V_{DD}</math> level "H", data is read sequentially from <math>Y_1</math> to <math>Y_{160}</math>.</li> </ul>
DISPOFF	<p>Control input pin for output deselect level</p> <ul style="list-style-type: none"> <li>• The input signal is level-shifted from logic voltage level to LC drive voltage level, and controls LC drive circuit.</li> <li>• When set to <math>V_{SS}</math> level "L", the LC driver output pins (<math>Y_1</math>-<math>Y_{160}</math>) are set to level <math>V_5</math>.</li> </ul>
FR	<p>AC signal input for LC driving waveform</p> <ul style="list-style-type: none"> <li>• The input signal is level-shifted from logic voltage level to LC drive voltage level, and controls LC drive circuit.</li> <li>• Normally, inputs a frame inversion signal.</li> <li>• The LC driver output pin's output voltage level can be set using the line latch output signal and the FR signal.</li> </ul> <p>Table of truth values is shown in 7-2-1.</p>
MD	<p>Mode selection pin</p> <ul style="list-style-type: none"> <li>• When set to <math>V_{SS}</math> level "L", 4-bit parallel input mode is set.</li> <li>• When set to <math>V_{DD}</math> level "H", 8-bit parallel input mode is set.</li> <li>• The relationship between the display data and driver output pins is shown in 7-2-2.</li> </ul>

Symbol	Function
EIO <sub>1</sub> EIO <sub>2</sub>	Input/Output pin for chip selection •When SHL input is at V <sub>SS</sub> level "L", EIO <sub>1</sub> is set for output, and EIO <sub>2</sub> is set for input. •When SHL input is at V <sub>DD</sub> level "H", EIO <sub>1</sub> is set for input, and EIO <sub>2</sub> is set for output. •During output, set to "H" while LP* $\overline{\text{XCK}}$ is "H" and after 160 bits of data have been read set to "L" for one cycle (from falling edge to falling edge of XCK), after which it returns to "H". •During input, after the LP signal is input, the chip is selected while EI is set to "L". After 160-bits of data have been read, the chip is deselected.
TEST <sub>1</sub> TEST <sub>2</sub>	Test mode select pin •During normal operation, tie to V <sub>SS</sub> level "L".
Y <sub>1</sub> -Y <sub>160</sub>	LC driver output pins •Corresponding directly to each bit of the data latch, one level (V <sub>0</sub> , V <sub>2</sub> , V <sub>3</sub> , or V <sub>5</sub> ) is selected and output.

## 7-2. Functional Operations

### 7-2-1. Truth Table

FR	Latch Data	DISPOFF	Driver Output Voltage Level (Y <sub>1</sub> -Y <sub>160</sub> )
L	L	H	V <sub>3</sub>
L	H	H	V <sub>5</sub>
H	L	H	V <sub>2</sub>
H	H	H	V <sub>0</sub>
X	X	L	V <sub>5</sub>

Here,  $V_{SS} \leq V_5 < V_3 < V_2 < V_0$ . H: V<sub>DD</sub> (+2.5 to +5.5 V), L: V<sub>SS</sub> (0 V), X: Don't care

【Note】 "Don't care" should be fixed to "H" or "L", avoiding floating.

There are two kinds of power supply (logic level voltage, LC drive voltage) for LCD driver. Please supply regular voltage which assigned by specification for each power pin.

## 7-2-2. Relationship between the Display Data and Driver Output pins

## (a) 4-Bit Parallel Mode


MD	SHL	EIO <sub>1</sub>	EIO <sub>2</sub>	Data Input	Figure of Clock							
					40clock	39clock	38clock	...	3clock	2clock	1clock	
L	L	Output	Input	DI <sub>0</sub>	Y <sub>1</sub>	Y <sub>5</sub>	Y <sub>9</sub>	...	Y <sub>149</sub>	Y <sub>153</sub>	Y <sub>157</sub>	
				DI <sub>1</sub>	Y <sub>2</sub>	Y <sub>6</sub>	Y <sub>10</sub>	...	Y <sub>150</sub>	Y <sub>154</sub>	Y <sub>158</sub>	
				DI <sub>2</sub>	Y <sub>3</sub>	Y <sub>7</sub>	Y <sub>11</sub>	...	Y <sub>151</sub>	Y <sub>155</sub>	Y <sub>159</sub>	
				DI <sub>3</sub>	Y <sub>4</sub>	Y <sub>8</sub>	Y <sub>12</sub>	...	Y <sub>152</sub>	Y <sub>156</sub>	Y <sub>160</sub>	
L	H	Input	Output	DI <sub>0</sub>	Y <sub>160</sub>	Y <sub>158</sub>	Y <sub>152</sub>	...	Y <sub>12</sub>	Y <sub>8</sub>	Y <sub>4</sub>	
				DI <sub>1</sub>	Y <sub>159</sub>	Y <sub>155</sub>	Y <sub>151</sub>	...	Y <sub>11</sub>	Y <sub>7</sub>	Y <sub>3</sub>	
				DI <sub>2</sub>	Y <sub>158</sub>	Y <sub>154</sub>	Y <sub>150</sub>	...	Y <sub>10</sub>	Y <sub>6</sub>	Y <sub>2</sub>	
				DI <sub>3</sub>	Y <sub>157</sub>	Y <sub>153</sub>	Y <sub>149</sub>	...	Y <sub>9</sub>	Y <sub>5</sub>	Y <sub>1</sub>	

## (b) 8-Bit Parallel Mode


MD	SHL	EIO <sub>1</sub>	EIO <sub>2</sub>	Data Input	Figure of Clock							
					20clock	19clock	18clock	...	3clock	2clock	1clock	
H	L	Output	Input	DI <sub>0</sub>	Y <sub>1</sub>	Y <sub>9</sub>	Y <sub>17</sub>	...	Y <sub>137</sub>	Y <sub>145</sub>	Y <sub>153</sub>	
				DI <sub>1</sub>	Y <sub>2</sub>	Y <sub>10</sub>	Y <sub>18</sub>	...	Y <sub>138</sub>	Y <sub>146</sub>	Y <sub>154</sub>	
				DI <sub>2</sub>	Y <sub>3</sub>	Y <sub>11</sub>	Y <sub>19</sub>	...	Y <sub>139</sub>	Y <sub>147</sub>	Y <sub>155</sub>	
				DI <sub>3</sub>	Y <sub>4</sub>	Y <sub>12</sub>	Y <sub>20</sub>	...	Y <sub>140</sub>	Y <sub>148</sub>	Y <sub>156</sub>	
				DI <sub>4</sub>	Y <sub>5</sub>	Y <sub>13</sub>	Y <sub>21</sub>	...	Y <sub>141</sub>	Y <sub>149</sub>	Y <sub>157</sub>	
				DI <sub>5</sub>	Y <sub>6</sub>	Y <sub>14</sub>	Y <sub>22</sub>	...	Y <sub>142</sub>	Y <sub>150</sub>	Y <sub>158</sub>	
				DI <sub>6</sub>	Y <sub>7</sub>	Y <sub>15</sub>	Y <sub>23</sub>	...	Y <sub>143</sub>	Y <sub>151</sub>	Y <sub>159</sub>	
				DI <sub>7</sub>	Y <sub>8</sub>	Y <sub>16</sub>	Y <sub>24</sub>	...	Y <sub>144</sub>	Y <sub>152</sub>	Y <sub>160</sub>	
H	H	Input	Output	DI <sub>0</sub>	Y <sub>160</sub>	Y <sub>152</sub>	Y <sub>144</sub>	...	Y <sub>24</sub>	Y <sub>16</sub>	Y <sub>8</sub>	
				DI <sub>1</sub>	Y <sub>159</sub>	Y <sub>151</sub>	Y <sub>143</sub>	...	Y <sub>23</sub>	Y <sub>15</sub>	Y <sub>7</sub>	
				DI <sub>2</sub>	Y <sub>158</sub>	Y <sub>150</sub>	Y <sub>142</sub>	...	Y <sub>22</sub>	Y <sub>14</sub>	Y <sub>6</sub>	
				DI <sub>3</sub>	Y <sub>157</sub>	Y <sub>149</sub>	Y <sub>141</sub>	...	Y <sub>21</sub>	Y <sub>13</sub>	Y <sub>5</sub>	
				DI <sub>4</sub>	Y <sub>156</sub>	Y <sub>148</sub>	Y <sub>140</sub>	...	Y <sub>20</sub>	Y <sub>12</sub>	Y <sub>4</sub>	
				DI <sub>5</sub>	Y <sub>155</sub>	Y <sub>147</sub>	Y <sub>139</sub>	...	Y <sub>19</sub>	Y <sub>11</sub>	Y <sub>3</sub>	
				DI <sub>6</sub>	Y <sub>154</sub>	Y <sub>146</sub>	Y <sub>138</sub>	...	Y <sub>18</sub>	Y <sub>10</sub>	Y <sub>2</sub>	
				DI <sub>7</sub>	Y <sub>153</sub>	Y <sub>145</sub>	Y <sub>137</sub>	...	Y <sub>17</sub>	Y <sub>9</sub>	Y <sub>1</sub>	

## 7-2-3. Connection Examples of Plural Segment Drivers


(a) Case of SHL="L"



(b) Case of SHL="H"



## 7-2-4. Timing Chart of 4-Device cascade Connection



(\*) : 4-bit parallel mode n=40  
8-bit parallel mode n=20

## 8. Precaution


## ○Precaution when connecting or disconnecting the power

This LSI has a high-voltage LCD driver, so it may be permanently damaged by a high current which may flow if a voltage is supplied to the LC drive power supply while the logic system power supply is floating. The detail is as follows.

- When connecting the power supply, connect the LC drive power after connecting the logic system power. Furthermore, when disconnecting the power, disconnect the logic system power after disconnecting the LC drive power.
- We recommend you connecting the serial resistor(50 to 100  $\Omega$ ) or fuse to the LC drive power  $V_0$  of the system as a current limiter. And set up the suitable value of the resistor in consideration of LC display grade.

And when connecting the logic power supply, the logic condition of this LSI inside is insecurity. Therefore connect the LC drive power supply after resetting logic condition of this LSI inside on DISPOFF function. After that, cancel the DISPOFF function after the LC driver power supply has become stable. Furthermore, when disconnecting the power, set the LC drive output pins to level  $V_S$  on DISPOFF function. After that, disconnect the logic system power after disconnecting the LC drive power.

When connecting the power supply, show the following recommend sequence.



## 9. Absolute Maximum Ratings

Parameter	Symbol	Conditions	Applicable pins	Ratings	Unit
Supply voltage (1)	$V_{DD}$	$T_a=25\text{ }^{\circ}\text{C}$	$V_{DD}$	-0.3 to +7.0	V
Supply voltage (2)	$V_0$	Referenced to $V_{SS}(0\text{ V})$	$V_{0L}, V_{0R}$	-0.3 to +45.0	V
	$V_2$		$V_{2L}, V_{2R}$	-0.3 to $V_0+0.3$	V
	$V_3$		$V_{3L}, V_{3R}$	-0.3 to $V_0+0.3$	V
	$V_5$		$V_{5L}, V_{5R}$	-0.3 to $V_0+0.3$	V
Input voltage	$V_I$		$DI_{0-7}, XCK, LP, SHL, FR$ $MD, EIO_1, EIO_2, DISPOFF$	-0.3 to $V_{DD}+0.3$	V
Storage temperature	$T_{SLR}$			-45 to +125	$^{\circ}\text{C}$

## 10. Recommended Operating Conditions

Parameter	Symbol	Conditions	Applicable pins	Min.	Typ.	Max.	Unit
Supply voltage (1)	$V_{DD}$	Referenced	$V_{DD}$	+2.5		+5.5	V
Supply voltage (2)	$V_0$	to $V_{SS}(0\text{ V})$	$V_{0L}, V_{0R}$	+10.0		+42.0	V
Operating temperature	$T_{OPR}$			-20		+85	$^{\circ}\text{C}$

【NOTE】 Ensure that voltages are set such that  $V_{SS} \leq V_5 < V_3 < V_2 < V_0$ .

## 11. Electrical Characteristics

## 11-1. DC Characteristics

( $V_{SS}=V_5=0\text{ V}$ ,  $V_{DD}=+2.5\text{ to }+5.5\text{ V}$ ,  $V_0=+10.0\text{ to }+42.0\text{ V}$ ,  $T_a=-20\text{ to }+85\text{ }^{\circ}\text{C}$ )

Parameter	Symbol	Conditions	Applicable pins	Min.	Typ.	Max.	Unit
Input voltage	$V_{IH}$		$DI_{0-7}, XCK, LP, SHL, FR$	$0.7V_{DD}$			V
	$V_{IL}$		$MD, EIO_1, EIO_2, DISPOFF$			$0.3V_{DD}$	V
Output voltage	$V_{OH}$	$I_{OH}=-0.4\text{ mA}$	$EIO_1, EIO_2$	$V_{DD}-0.4$			V
	$V_{OL}$	$I_{OL}=+0.4\text{ mA}$				+0.4	V
Input leakage current	$I_{LI}$	$V_{SS} \leq V_I \leq V_{DD}$	All input pins			$\pm 10.0$	$\mu\text{A}$
I/O leakage current	$I_{LI/O}$	$V_{SS} \leq V_I \leq V_{DD}$	$EIO_1, EIO_2$			$\pm 10.0$	$\mu\text{A}$
Output resistance	$R_{ON}$	*1 $V_0=+40\text{ V}$	$Y_1-Y_{100}$		1.0	1.5	$k\Omega$
		$V_0=+30\text{ V}$			1.5	2.0	
		$V_0=+20\text{ V}$			2.0	2.5	
Stand-by current	$I_{STB}$	*2	$V_{SS}$			50.0	$\mu\text{A}$
Consumed current (1) (Deselection)	$I_{DD1}$	*3	$V_{DD}$			2.0	$\text{mA}$
Consumed current (2) (Selection)	$I_{DD2}$	*3	$V_{DD}$			8.0	$\text{mA}$
Consumed current (3)	$I_0$	*4	$V_{0L}, V_{0R}$			1.0	$\text{mA}$

【NOTE】

\*1:  $|\Delta V_{ON}|=0.5\text{ V}$

\*2:  $V_{DD}=+5.0\text{ V}$ ,  $V_0=+40.0\text{ V}$ ,  $V_{IH}=V_{DD}$ ,  $V_{IL}=V_{SS}$

\*3:  $V_{DD}=+5.0\text{ V}$ ,  $V_0=+40.0\text{ V}$ ,  $f_{XCK}=20\text{ MHz}$ , No-load

The input data is turned over by data taking clock(4-bit parallel input mode)

\*4:  $V_{DD}=+5.0\text{ V}$ ,  $V_0=+40.0\text{ V}$ ,  $f_{XCK}=20\text{ MHz}$ ,  $f_{LP}=41.6\text{ kHz}$ ,  $f_{FR}=80\text{ Hz}$ , No-load

The input data is turned over by data taking clock(4-bit parallel input mode)

### 11-2. AC Characteristics (mode 1)

 $V_{SS}=0\text{ V}$ ,  $V_{DD}=+5.0\text{ V} \pm 10\%$ ,  $V_0=+10.0\text{ to }+42.0\text{ V}$ ,  $T_a=-20\text{ to }+85\text{ }^\circ\text{C}$ 

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Shift clock period *1	$t_{WCK}$	*3	50			ns
Shift clock "H" pulse width	$t_{WCKH}$		12			ns
Shift clock "L" pulse width	$t_{WCKL}$		14			ns
Data setup time	$t_{DS}$		10			ns
Data hold time	$t_{DH}$		10			ns
Latch pulse "H" pulse width	$t_{WLPH}$		15			ns
Shift clock rise to Latch pulse rise time	$t_{LD}$		0			ns
Shift clock fall to Latch pulse fall time	$t_{SL}$		25			ns
Latch pulse rise to Shift clock rise time	$t_{LS}$		25			ns
Latch pulse fall to Shift clock fall time	$t_{LH}$		25			ns
Enable setup time	$t_s$		10			ns
Input signal rise time *2	$t_r$				50	ns
Input signal fall time *2	$t_f$				50	ns
Output delay time (1) XCK to $EIO_1, EIO_2$	$t_D$	$C_L=15\text{ pF}$			30	ns
Output delay time (2) FR to $Y_1-Y_{160}$	$tpd_1$	$C_L=15\text{ pF}$			1.2	$\mu\text{s}$
Output delay time (3) LP to $Y_1-Y_{160}$	$tpd_2$	$C_L=15\text{ pF}$			1.2	$\mu\text{s}$

#### 【Note】

\*1 Take the cascade connection into consideration.

\*2  $(t_{WCK}-t_{WCKH}-t_{WCKL})/2$  is maximum in the case of high speed operation.

\*3  $t_r, t_f \leq 10\text{ ns}$

### (mode 2)

 $V_{SS}=0\text{ V}$ ,  $V_{DD}=+3.0\text{ V to }+4.5\text{ V}$ ,  $V_0=+10.0\text{ to }+42.0\text{ V}$ ,  $T_a=-20\text{ to }+85\text{ }^\circ\text{C}$ 

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Shift clock period *1	$t_{WCK}$	*3	66			ns
Shift clock "H" pulse width	$t_{WCKH}$		23			ns
Shift clock "L" pulse width	$t_{WCKL}$		23			ns
Data setup time	$t_{DS}$		15			ns
Data hold time	$t_{DH}$		20			ns
Latch pulse "H" pulse width	$t_{WLPH}$		30			ns
Shift clock rise to Latch pulse rise time	$t_{LD}$		0			ns
Shift clock fall to Latch pulse fall time	$t_{SL}$		30			ns
Latch pulse rise to Shift clock rise time	$t_{LS}$		30			ns
Latch pulse fall to Shift clock fall time	$t_{LH}$		30			ns
Enable setup time	$t_s$		12			ns
Input signal rise time *2	$t_r$				50	ns
Input signal fall time *2	$t_f$				50	ns
Output delay time (1) XCK to $EIO_1, EIO_2$	$t_D$	$C_L=15\text{ pF}$			44	ns
Output delay time (2) FR to $Y_1-Y_{160}$	$tpd_1$	$C_L=15\text{ pF}$			1.2	$\mu\text{s}$
Output delay time (3) LP to $Y_1-Y_{160}$	$tpd_2$	$C_L=15\text{ pF}$			1.2	$\mu\text{s}$

#### 【Note】

\*1 Take the cascade connection into consideration.

\*2  $(t_{WCK}-t_{WCKH}-t_{WCKL})/2$  is maximum in the case of high speed operation.

\*3  $t_r, t_f \leq 10\text{ ns}$



(mode 3)

 $V_{SS}=0\text{ V}$ ,  $V_{DD}=+2.5\text{ to }+3.0\text{ V}$ ,  $V_0=+10.0\text{ to }+42.0\text{ V}$ ,  $T_a=-20\text{ to }+85\text{ }^{\circ}\text{C}$ 

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Shift clock period	$t_{WCK}$	*3	82			ns
Shift clock "H" pulse width	$t_{WCKH}$		28			ns
Shift clock "L" pulse width	$t_{WCKL}$		28			ns
Data setup time	$t_{DS}$		20			ns
Data hold time	$t_{DH}$		20			ns
Latch pulse "H" pulse width	$t_{WLPH}$		30			ns
Shift clock rise to Latch pulse rise time	$t_{LD}$		0			ns
Shift clock fall to Latch pulse fall time	$t_{SL}$		30			ns
Latch pulse rise to Shift clock rise time	$t_{LS}$		30			ns
Latch pulse fall to Shift clock fall time	$t_{LH}$		30			ns
Enable setup time	$t_s$		15			ns
Input signal rise time	$t_r$				50	ns
Input signal fall time	$t_f$				50	ns
Output delay time (1) XCK to $EIO_1, EIO_2$	$t_D$	$C_L=15\text{ pF}$			57	ns
Output delay time (2) FR to $Y_1-Y_{160}$	$tpd_1$	$C_L=15\text{ pF}$			1.2	$\mu\text{s}$
Output delay time (3) LP to $Y_1-Y_{160}$	$tpd_2$	$C_L=15\text{ pF}$			1.2	$\mu\text{s}$


## 【Note】

\*1 Take the cascade connection into consideration.


\*2  $(t_{WCK}-t_{WCKH}-t_{WCKL})/2$  is maximum in the case of high speed operation.\*3  $t_r, t_f \leq 10\text{ ns}$ 

## 11-3. Timing Diagrams


## Input Timing Characteristics




### Input/Output Timing Characteristics



### Output Timing Characteristics



## 12. Example of System Configuration



■ 8180798 0027674 T02 ■

## 13. Example of Typical Characteristic

Parameter	Conditions	Min.	Typ.	Max.	Unit
Typical Fundamental Rating Propagation Delay Time	Ta=+25 °C, V <sub>ss</sub> =0 V, V <sub>DD</sub> =+5.0 V		10		ns