

SPEC No. | E A O 8 9 O 4 ISSUE: Sep. 26. 1996

T o ;

TENTATIVE SPECIFICATIONS

Product Type 160 Output LCD Segment Driver

Nodel No. LH1540A

*This tentative specifications contains 20 pages including the cover and appendix. If you have any objections, please contact us before issuing purchasing order.

DATE:

CUSTOMERS ACCEPTANCE

PRESENTED

M. SHIÓTA

Dept. General Manager

REVIEWED BY: PREPARED BY:

ENGINEERING DEPARTMENT I LOGIC IC ENGINEERING CENTER TENRI INTEGRATED CIRCUITS (IC) GROUP SHARP CORPORATION

8180798 0027656 T97 **111**

- Handle this document carefully for it contains material protected by international copyright law. Any reproduction, full or in part, of this material is prohibited without the express written permission of the company.
- ●When using the products covered herein, please observe the conditions written herein and the precautions outlined in the following paragraphs. In no event shall the company be liable for any damages resulting from failure to strictly adhere to these conditions and precautions.
 - (1) The products covered herein are designed and manufactured for the following application areas. When using the products covered herein for the equipment listed in Paragraph (2), even for the following application areas, be sure to observe the precautions given in Paragraph (2). Never use the products for the equipment listed in Paragraph (3).
 - Office electronics
 - ·Instrumentation and measuring equipment
 - · Machine tools
 - ·Audiovisual equipment
 - ·Home appliances
 - ·Communication equipment other than for trunk lines
 - (2) Those contemplating using the products covered herein for the following equipment which demands high reliability, should first contact a sales representative of the company and then accept responsibility for incorporating into the design fail-safe operation, redundancy, and other appropriate measures for ensuring reliability and safety of the equipment and the overall system.
 - •Control and safety devices for airplanes, trains, automobiles, and other transportation equipment
 - · Mainframe computers
 - Traffic control systems
 - ·Gas leak detectors and automatic cutoff devices
 - •Rescue and security equipment
 - ·Other safety devices and safety equipment, etc.
 - (3) Do not use the products covered herein for the following equipment which demands extremely high performance in terms of functionality, reliability, or accuracy.
 - ·Aerospace equipment
 - ·Communications equipment for trunk lines
 - ·Control equipment for the nuclear power industry
 - •Medical equipment related to life support, etc.
 - (4) Please direct all queries and comments regarding the interpretation of the above three Paragraphs to a sales representative of the company.
- Please direct all queries regarding the products covered herein to a sales representative of the company.

■ 8180798 0027657 923 ■



LH1540A

1

	Contents	Pag
1.	Summary ·····	. 2
2.	Features ·····	2
Э.	Block Diagram ······	3
4.	Functional Operations of Each Block ·····	3
5.	Pin Configuration ······	5
6.	Pin Descriptions ·····	5
7.	Description of Functional Operations ······	7
8.	Precaution ·····	12
9.	Absolute Maximum Ratings	13
0.	Recommended Operating Conditions ·····	13
1.	Electrical Characteristics ······	13
2.	Example of System Configuration	17
3.	Example of Typical Characteristic · · · · · · · · · · · · · · · · · · ·	18

■ 8180798 0027658 86T **■**



1. Summary

The LH1540A is a 160 output segment driver LSI suitable for driving large scale dot matrix LC panels using as personal computers/work stations. Through the use of SST (Super Slim TCP) technology, it is ideal for substantially decreasing the size of the frame section of the LC module. When combined with the LH1530 Common Driver, a low power consuming, high-precision LC panel display can be assembled.

2. Features

• Number of LC drive outputs : 160

• Supply voltage for LC drive : +10.0 to +42.0 V • Supply voltage for the logic system : +2.5 to +5.5 V

Low power consumption

• Shift Clock frequency : 20 MHz (Max.) $V_{DD} = +5.0 \text{ V} \pm 10\%$: 15 MHz (Max.) $V_{DD} = +3.0 \text{ to } +4.5 \text{ V}$


: 12 MHz (Max.) $V_{DD} = +2.5$ to +3.0 V

- Low output impedance
- · Adopts a data bus system
- · 4-bit/8-bit parallel input modes are selectable with a mode (MD) pin
- · Automatic transfer function of an enable signal
- Automatic counting function which, in the chip select mode, causes the internal clock to be stopped by automatically counting 160 of input data
- Supports high capacity LC panel display when combined with the LH1530 Common Driver
- CMOS silicon gate process (P-type Silicon Substrate)
- Package : 188 pin TCP (Tape Carrier Package)
- · Not designed or rated as radiation hardened

8180798 0027659 776



3. Block Diagram



4. Functional Operations of Each Block

Block	Function
Active Control	Controls the selection or deselection of the chip.
	Following a LP signal input, and after the chip select signal is
	input, a select signal is generated internally until 160 bits of
	data have been read in.
	Once data input has been completed, a select signal for cascade
	connection is output, and the chip is deselected.
SP Conversion	Data is retained until 8 bits have been completely input, after
& Data Control	which they are put on the internal data bus 8 bits at a time.
Data Latch	Selects the state of the data latch which reads in the data bus
Control	signals. The shift direction is controlled by the control logic,
	for every 16 bits of data read in. the selection signal shifts
	one bit based on the state of the control circuit.
Data Latch	Latches the data on the data bus. The latched state of each LC
	driver output pin is controlled by the control logic and the data
	latch control, 160 bits of data are read in 20 sets of 8 bits.
Line Latch	All 160 bits which have been read into the data latch are
	simultaneously latched on the falling edge of the LP signal, and
	output to the level shifter block.

--- 8180798 0027660 418 **----**




Block	Function						
Level Shifter	The logic voltage signal is level-shifted to the LC drive						
	voltage level, and output to the driver block.						
4-Level Driver	Drives the LC driver output pins from the latch data, selecting						
	one of 4 levels (V_0, V_2, V_3, V_5) based on the FR and DISPOFF						
}	signals.						
Control Logic	Controls the operation of each block. When a LP signal has been input, all blocks are reset and the control logic waits for the selection signal output from the active control block.						
	Once the selection signal has been output, operation of the data						
	latch and data transmission are controlled, 160 bits of data are						
	read in, and the chip is deselected.						

8180798 0027661 354



5. Pin Configuration




6. Pin Descriptions

6-1. Pin Designations

Pin No.	Symbol	I/0	Designation
1 to 160	Y1- Y160	0	LC drive output
161, 188	VOR, VOL	-	Power supply for LC drive
162, 187	V _{2R} , V _{2L}	-	Power supply for LC drive
163, 186	V _{3R} , V _{3L}	_	Power supply for LC drive
164, 185	V _{5R} , V _{5L}	-	Power supply for LC drive
165	V _{D D}	-	Power supply for logic system (+2.5 to +5.5 V)
166	MD	I	Mode selection input
167	SHL	I	Display data shift direction selection
168, 181	EIO2.EIO1	I/0	Input/Output for chip select
169 to 176	DI ₀ -DI ₇	I	Display data input
177	XCK	I	Display data shift clock input
178	LP	Ĭ	Display data latch pulse input
179	DISPOFF	Ī	Control input for deselect output level
180	FR	I	AC-converting signal input for LC drive waveform
182	TEST ₂	I	Test mode selection input
183	TEST ₁	I	Test mode selection input
184	γ _{ss}	-	Ground (0 Y)

■ 8180798 0027662 290 ■







7. Description of Functional Operations

7-1. Pin Functions

Symbol	Function
V _{D D}	Logic system power supply pin connects to +2.5 to +5.5 V
V _{ss}	Ground pin connects to 0 V
VOR, VOL	Power supply pin for LC driver voltage bias.
V _{2R} ,V _{2L}	•Normally, the bias voltage ,that is set by a resistor divider.
V _{3R} ,V _{3L}	•Ensure that voltages are set such that $V_{s,s} \le V_5 < V_3 < V_2 < V_0$.
V _{5R} ,V _{5L}	•To further reduce the difference between the output waveforms of LC
	driver output pins Y_1 and Y_{160} , externally connect V_{iR} and V_{iL}
İ	(i=0, 2, 3, 5).
	•If only use V _{iR} or V _{iL} as power supply pin for LC driver voltage
1	bias, use V _{it} pin.
DI ₀ -DI ₇	Input Pin for display data
	•In 4-bit parallel input mode, input data into the 4 pins DI ₀ -DI ₃ .
	Connect DI ₄ -DI ₇ to V _{ss} or V _{DD} .
	•In 8-bit parallel input mode, input data into the 8 pins DI ₀ -DI ₇ .
XCK	Clock input pin for taking display data
	•Data is read on the falling edge of the clock pulse.
LP	Latch pulse input pin for display data
	•Data is latched on the falling edge of the clock pulse.
SHL	Direction selection pin for reading display data
	•When set to V_{ss} level "L", data is read sequentially from Y_{160} to Y_{1} . •When set to V_{DD} level "H", data is read sequentially from Y_{1} to Y_{160} .
DISPOFF	Control input pin for output deselect level
DISTOFF	•The input signal is level-shifted from logic voltage level to LC
	drive voltage level, and controls LC drive circuit.
	•When set to V_{ss} level "L", the LC driver output pins (Y_1-Y_{160}) are
	set to level V_5 .
FR	AC signal input for LC driving waveform
1 1 1	•The input signal is level-shifted from logic voltage level to LC
	drive voltage level, and controls LC drive circuit.
· f	•Normally, inputs a frame inversion signal.
1	•The LC driver output pin's output voltage level can be set using
	the line latch output signal and the FR signal.
	Table of truth values is shown in 7-2-1.
MD	Mode selection pin
	•When set to V_{ss} level "L", 4-bit parallel input mode is set.
	•When set to V_{DD} level "H", 8-bit parallel input mode is set.
	•The relationship between the display data and driver output pins is
	shown in 7-2-2.

■ 8180798 0027664 063 **■**



Symbol	Function							
EIO ₁	Input/Output pin for chip selection							
EIO ₂	•When SHL input is at V_{ss} level "L", EIO, is set for output, and EIO,							
	is set for input.							
	·When SHL input is at Vpp level "H", EIO1 is set for input, and EIO2							
	is set for output.							
	•During output, set to "H" while LP*XCK is "H" and after 160 bits o							
	data have been read set to "L" for one cycle (from falling edge to							
	falling edge of XCK), after which it returns to "H".							
	•During input, after the LP signal is input, the chip is selected							
	while EI is set to "L". After 160-bits of data have been read, the							
	chip is deselected.							
TEST ₁	Test mode select pin							
TEST ₂	•During normal operation, tie to V _{ss} level "L".							
Y1-Y160								
	·Corresponding directly to each bit of the data latch, one level							
	(V ₀ , V ₂ , V ₃ , or V ₅) is selected and output.							

7-2. Functional Operations

7-2-1. Truth Table

FR	Latch Data		Driver Output Voltage Level (Y ₁ -Y ₁₆₀)
L	L	Н	V ₃
L	Н	Н	ν _s
H	L	Н	V ₂
Н	Н	Н	V ₀
Х	X	L	V ₅

Here, $V_{ss} \leq V_5 < V_3 < V_2 < V_0$. H: $V_{DD}(+2.5 \text{ to } +5.5 \text{ V})$, L: $V_{ss}(0 \text{ V})$, x: Don't care [Note] "Don't care" should be fixed to "H" or "L", avoiding floating. There are two kinds of power supply (logic level voltage, LC drive voltage) for LCD driver. Please supply regular voltage which assigned by specification for each power pin.



7-2-2. Relationship between the Display Data and Driver Output pins

(a) 4-Bit Parallel Mode


MD	SHL	EIO:	EIO ₂	Data	<u> </u>	Figure of Clock					
				Input	40clock	39clock	38clock	•••	3clock	2clock	lclock
				DI.	Y 1	Υ 5	Y 9	•••	Y ₁₄₉	Y ₁₅₃	Y 1 5 7
				DI ₁	Υ₂	Υ 6	Y 1 0	•••	Y 150	Y ₁₅₄	Y 1 5 8
L	L	Output	Input	DI2	Υa	Υ 7	Y ₁₁	•••	Y ₁₅₁	Y ₁₅₅	Y ₁₅₉
				DIa	Υ 4	Υ 8	Y 1 2	•••	Y ₁₅₂	Y ₁₅₆	Y ₁₆₀
				DIo	Y ₁₆₀	Y ₁₅₈	Y ₁₅₂	•••	Y ₁₂	Y 8	Υ 4
				DI,	Y ₁₅₉	Y ₁₅₅	Y 1 5 1	•••	Υ11	Υ ,	Υs
L	Н	Input	Output	DI2	Y ₁₅₈	Y ₁₅₄	Y 1 5 0	•••	Y 1 0	Υ 6	Y z
				DIa	Y ₁₅₇	Y 1 5 9	Y ₁₄₉	•••	Y g	Y 5	Υ 1

(b) 8-Bit Parallel Mode


MD	SHL	EIO ₁	EIO2	Data							
Ī	1			Input	20clock	19clock	18clock	•••	3clock	2clock	lclock
				DIo	Υ,	Y 9	Y ₁₇	***	Y ₁₃₇	Y ₁₄₅	Y ₁₅₃
				DIı	Y 2	Y 1 0	Y 18	•••	Y 1 3 8	Y 1 4 6	Y ₁₅₄
1				DI2	Y ₃	Y ₁₁	Y ₁₉		Y ₁₃₉	Y ₁₄₇	Y ₁₅₅
	}			DI ₃	Y 4	Y 1 2	Y 2 0	•••	Y ₁₄₀	Y ₁₄₈	Y 1 5 6
Н	L	Output	Input	DI ₄	Υ 5	Y 1 3	Y 2 1		Y141	Y ₁₄₉	Y 1 5 7
				DI5	Υ ₆	Y ₁₄	Y 2 2	•••	Y ₁₄₂	Y ₁₅₀	Y 1 5 8
1		ļ		DIs	Y 7	Y ₁₅	Y 2 3	•••	Y ₁₄₃	Y ₁₅₁	Y ₁₅₉
i				DI7	Υ 8	Y ₁₆	Y ₂₄	•••	Y ₁₄₄	Y ₁₅₂	Y ₁₆₀
				DΙο	Y ₁₆₀	Y ₁₅₂	Y 1 4 4	•••	Y 2 4	Y 1 8	Υ 8
				DIı	Y ₁₅₉	Y 1 5 1	Y ₁₄₃	•••	Y 2 3	Y ₁₅	Y 7
				DI ₂	Y ₁₅₈	Y ₁₅₀	Y 1 4 2	•••	Y 2 2	Y 1 4	Υ 6
				DI ₃	Y ₁₅₇	Y 1 4 9	Y ₁₄₁	•••	Y 2 1	Y 1 3	Y 5
н	н	Input	Output	DI4	Y 1 5 6	Y 1 4 8	Y 1 4 0		Y 2 0	Y 1 2	Υ 4
				DIs	Y ₁₅₅	Y ₁₄₇	Y 139	•••	Y 1 9	Y ₁₁	Υ 3
				DI6	Y ₁₅₄	Y ₁₄₆	Y ₁₃₈	•••	Y 18	Y 1 0	Y 2
				DI7	Y ₁₅₃	Y ₁₄₅	Y 137	•••	Y 1 7	Y g	Yı

8180798 0027666 936









■ 8180798 0027668 709 **■**




8. Precaution

OPrecaution when connecting or disconnecting the power
This LSI has a high-voltage LCD driver, so it may be permanently damaged by
a high current which may flow if a voltage is supplied to the LC drive
power supply while the logic system power supply is floating.
The detail is as follows.

- •When connecting the power supply, connect the LC drive power after connecting the logic system power. Furthermore, when disconnecting the power, disconnect the logic system power after disconnecting the LC drive power.
- •We recommend you connecting the serial resistor(50 to 100 Ω) or fuse to the LC drive power V_0 of the system as a current limitter. And set up the suitable value of the resistor in consideration of LC display grade.

And when connecting the logic power supply, the logic condition of this LSI inside is insecurity. Therefore connect the LC drive power supply after resetting logic condition of this LSI inside on $\overline{\text{DISPOFF}}$ function. After that, cancel the $\overline{\text{DISPOFF}}$ function after the LC driver power supply has become stable. Furthermore, when disconnecting the power, set the LC drive output pins to level V_5 on $\overline{\text{DISPOFF}}$ function. After that, disconnect the logic system power after disconnecting the LC drive power.

When connecting the power supply, show the following recommend sequence.



8180798 0027669 645



9. Absolute Maximum Ratings

Parameter	Symbol	Conditions	Applicable pins	Ratings	Unit
Supply voltage (1)	V _D D	Ta=25 t	V _D D	-0.3 to $+7.0$	V
Supply voltage (2)	V _o	Referenced	V _{OL} , V _{OR}	-0.3 to +45.0	V
	V ₂	to V _{ss} (0 V)	V ₂₁ , V _{2R}	-0.3 to $V_0 + 0.3$	V
	V 3		V _{3L} ,V _{3R}	-0.3 to $V_0 + 0.3$	V
	V ₅		V _{5 L} , V _{5 R}	-0.3 to $V_0 + 0.3$	V
Input voltage	V ,	1	DI ₀₋₇ , XCK, LP, SHL, FR	-0.3 to $V_{\rm DP} + 0.3$	V
			MD.EIO1, EIO2, DISPOFF		1 1
Storage temperature	Tate			-45 to +125	r

10. Recommended Operating Conditions

Parameter	Symbol	Conditions	Applicable pins	Min.	Typ.		Unit
Supply voltage (1)	V _{D D}	Referenced	Y _{DD}	+2.5		+5.5	V
Supply voltage (2)	V _o	to $V_{ss}(0 V)$	V _{OL} , V _{OR}	+10.0		+42.0	V
Operating temperature	T.p.			-20		+85	r

[NOTE] Ensure that voltages are set such that $V_{ss} \le V_5 < V_3 < V_2 < V_0$.

11. Electrical Characteristics

11-1. DC Characteristics

 $(V_{ss}=V_{5}=0 \text{ V}, V_{DD}=+2.5 \text{ to } +5.5 \text{ V}, V_{0}=+10.0 \text{ to } +42.0 \text{ V}, Ta=-20 \text{ to } +85 \text{ T})$

,							
Parameter	Symbol	Conditions	Applicable pins	Min.	Typ.	Max.	Unit
Input voltage	Λιн		DI ₀₋₇ , XCK, LP, SHL, FR	0.7V _{DD}			У
	VIL		MD, EIO1, EIO2, DISPOFF			0.3YDD	V
Output voltage	V он	IoH=-0.4 mA	EIO, , EIO ₂	V _{DD} -0.4			V
	VoL	$I_{OL}=+0.4$ mA				+0.4	V
Input leakage current	ILI	V _{ss} ≦V ₁ ≨V _{DD}	All input pins			±10.0	μА
I/O leakage current	IL1/0	V _{ss} \le V _l \le V _d	EIO ₁ ,EIO ₂			±10.0	μA
Output resistance	Ron	$*1 V_0 = +40 V$	Y 1 - Y 1 8 0		1.0	1.5	kΩ
		$V_0 = +30 \text{ V}$			1.5	2.0	1
		$V_0 = +20 \text{ V}$	_		2.0	2.5	1 1
Stand-by current	Ізтв	*2	V s s			50.0	μА
Consumed current (1)	IDDI	*3	V _{D D}			2.0	πA
(Deselection)							
Consumed current (2)	IDD2	*3	V _{D D}			8.0	mA
(Selection)							
Consumed current (3)	I ₀	*4	V _{ol} , V _{or}			1.0	πA
ZNOWEZ							

[NOTE]

- *1: $|\Delta V_{ON}| = 0.5 \text{ V}$
- *2: $V_{DD} = +5.0 \text{ V}$, $V_0 = +40.0 \text{ V}$, $V_{1H} = V_{DD}$, $V_{1L} = V_{SS}$
- *3: $V_{DD}=+5.0 \text{ V}$, $V_{0}=+40.0 \text{ V}$, $f_{XCK}=20 \text{ MHz}$, No-load

The input data is turned over by data taking clock(4-bit parallel input mode)

*4: V_{DD} =+5.0 V, V_0 =+40.0 V, f_{xck} =20 MHz, f_{LP} =41.6 kHz, f_{FR} =80 Hz, No-load The input data is turned over by data taking clock(4-bit parallel input mode)

8180798 0027670 367



11-2. AC Characteristics

(mode 1)

 $V_{ss}=0$ V, $V_{DD}=+5.0$ V±10%, $V_{0}=+10.0$ to +42.0 V, Ta=-20 to +85 t

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Shift clock period *1	twck	*3	50			ns
Shift clock "H" pulse width	twcke	1	12			πs
Shift clock "L" pulse width	twcki		14			ns
Data setup time	tos		10			ns
Data hold time	t _{DH}		10			ПS
Latch pulse "H" pulse width	twrph		15			ns
Shift clock rise to Latch pulse rise time	tro		0			ns
Shift clock fall to Latch pulse fall time	tst		25			ns
Latch pulse rise to Shift clock rise time	tis		25			ns
Latch pulse fall to Shift clock fall time	t _{l H}		25			ns
Enable setup time	ts		10			ns
Input signal rise time *2	t,				50	ns
Input signal fall time *2	tı				50	ns
Output delay time (1) XCK to EIO ₁ ,EIO ₂	to	C _L =15 pF			30	ns
Output delay time (2) FR to Y ₁ -Y ₁₆₀	tpd1	C _L =15 pF			1.2	μѕ
Output delay time (3) LP to Y1-Y160	tpd ₂	C _L =15 pF			1.2	μs

[Note]

- *1 Take the cascade connection into consideration.
- *2 $(t_{wck}-t_{wckh}-t_{wckl})/2$ is maximum in the case of high speed operation.
- *3 $t_r, t_i \le 10$ ns

(mode 2)

 $V_{ss}=0$ V, $V_{pp}=+3.0$ V to +4.5 V, $V_{0}=+10.0$ to +42.0 V, Ta=-20 to +85 T

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Shift clock period *1	twck	*3	66			ns
Shift clock "H" pulse width	tweke		23			ns
Shift clock "L" pulse width	twcki		23			ns
Data setup time	tos		15			ns
Data hold time	tон		20			ns
Latch pulse "H" pulse width	twlph		30			ns
Shift clock rise to Latch pulse rise time	tib		0		_	ns
Shift clock fall to Latch pulse fall time	tsı		30			ns
Latch pulse rise to Shift clock rise time	tLs		30			ns
Latch pulse fall to Shift clock fall time	tLH		30			ns
Enable setup time	ts		12			ns
Input signal rise time *2	t.				50	ns
Input signal fall time *2	t,				50	ns
Output delay time (1) XCK to EIO1.EIO2	t _D	$C_L = 15 pF$			44	ns
Output delay time (2) FR to Y ₁ -Y ₁₆₀	tpd ₁	C _L =15 pF			1.2	μs
Output delay time (3) LP to Y ₁ -Y ₁₆₀	tpd ₂	C _L =15 pF			1.2	μs
[Noto]	············					

[Note]

- *1 Take the cascade connection into consideration.
- *2 $(t_{wc\kappa}-t_{wc\kappa L}+t_{wc\kappa L})/2$ is maximum in the case of high speed operation.
- *3 t₁, t₁≤10 ns

■ 8180798 0027671 2T3 ■■



(mode 3)

 $V_{s\,s}=0$ V, $V_{D\,D}=+2.5$ to +3.0 V, $V_0=+10.0$ to +42.0 V, Ta=-20 to +85 τ


Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Shift clock period *1	twck	*3	82			ns
Shift clock "H" pulse width	twckn		28			ns
Shift clock "L" pulse width	twckL		28			ns
Data setup time	tos		20			ns
Data hold time	ton		20			ns
Latch pulse "H" pulse width	twlph		30			ns
Shift clock rise to Latch pulse rise time	e t _{LD}		0			ns
Shift clock fall to Latch pulse fall time	tsı		30			ns
Latch pulse rise to Shift clock rise time	tis		30			ns
Latch pulse fall to Shift clock fall time	t _{LH}		30			ns
Enable setup time	ts		15			ns
Input signal rise time *2	t _r				50	ns
Input signal fall time *2	t,				50	ns
Output delay time (1) XCK to EIO ₁ ,EIO ₂	t _D	C _L =15 pF			57	ns
Output delay time (2) FR to Y ₁ -Y ₁₆₀	tpd ₁	C _L =15 pF			1.2	μs
Output delay time (3) LP to Y ₁ -Y ₁₆₀	tpd ₂	C _L =15 pF			1.2	μs

[Note]

- *1 Take the cascade connection into consideration.
- *2 $(t_{wck}-t_{wckh}-t_{wckL})/2$ is maximum in the case of high speed operation.
- *3 t,,t,≤10 ns


11-3. Timing Diagrams

Input Timing Characteristics




📰 Alao798 0027672 lat 📰





8180798 0027673 076





8180798 0027674 TO2 🛲

SHARP

13. Example of Typical Characteristic

Parameter	Conditions	Min.	Typ.	Max.	Unit
Typical Fundamental Rating	$Ta=+25 \text{ C}, V_{SS}=0 \text{ V}, V_{DD}=+5.0 \text{ V}$		10		ns
Propagation Delay Time					J

8180798 0027675 949

142617