

LH1549

DESCRIPTION


The LH1549 is a 160-output segment driver IC suitable for driving large/medium scale dot matrix LCD panels, and is used in personal computers/work stations. Through the use of UST (Ultra Slim TCP) technology, it is ideal for substantially decreasing the size of the frame section of the LCD module. When combined with the LH1530 common driver, it can create a low power consuming, high-resolution LCD.

FEATURES

- Number of LCD drive outputs : 160
- Supply voltage for LCD drive : +10.0 to +42.0 V
- Supply voltage for the logic system : +2.5 to +5.5 V
- Shift clock frequency
 - 20 MHz (MAX.) : V_{DD} = +5.0±0.5 V
 - 15 MHz (MAX.) : V_{DD} = +3.0 to +4.5 V
 - 12 MHz (MAX.) : V_{DD} = +2.5 to +3.0 V
- Low power consumption
- Low output impedance
- Adopts a data bus system
- 4-bit/8-bit parallel input modes are selectable with a mode (MD) pin
- Automatic transfer function of an enable signal
- Automatic counting function which, in the chip selection mode, causes the internal clock to be stopped by automatically counting 160 bits of input data
- Package : 188-pin TCP (Tape Carrier Package)


160-output LCD Segment Driver IC

PIN CONNECTIONS



PIN DESCRIPTION

PIN NO.	SYMBOL	I/O	DESCRIPTION
1 to 160	Y ₁ -Y ₁₆₀	O	LCD drive output
161, 188	V _{0L} , V _{0R}	—	Power supply for LCD drive
162, 187	V _{2L} , V _{2R}	—	Power supply for LCD drive
163, 186	V _{3L} , V _{3R}	—	Power supply for LCD drive
164, 185	V _{5L} , V _{5R}	—	Power supply for LCD drive
165	V _{DD}	—	Power supply for logic system (+2.5 to +5.5 V)
166	MD	I	Mode selection input
167	SHL	I	Input for selecting the reading direction of display data
168, 181	EIO ₂ , EIO ₁	I/O	Input/output for chip selection
169 to 176	D ₁₀ -D ₁₇	I	Display data input
177	XCK	I	Clock input for taking display data
178	LP	I	Latch pulse input for display data
179	DISPOFF	I	Control input for output of non-select level
180	FR	I	AC-converting signal input for LCD drive waveform
182, 183	TEST ₂ , TEST ₁	I	Test mode selection input
184	V _{SS}	—	Ground (0 V)

BLOCK DIAGRAM

FUNCTIONAL OPERATIONS OF EACH BLOCK

BLOCK	FUNCTION
Active Control	Controls the selection or non-selection of the chip. Following an LP signal input, and after the chip selection signal is input, a selection signal is generated internally until 160 bits of data have been read in. Once data input has been completed, a selection signal for cascade connection is output, and the chip is non-selected.
SP Conversion & Data Control	Data is retained until 8 bits have been completely input, after which they are put on the internal data bus 8 bits at a time.
Data Latch Control	Selects the state of the data latch which reads in the data bus signals. The shift direction is controlled by the control logic. For every 16 bits of data read in, the selection signal shifts one bit based on the state of the control circuit.
Data Latch	Latches the data on the data bus. The latch state of each LCD drive output pin is controlled by the control logic and the data latch control; 160 bits of data are read in 20 sets of 8 bits.
Line Latch	All 160 bits which have been read into the data latch are simultaneously latched at the falling edge of the LP signal, and are output to the level shifter block.
Level Shifter	The logic voltage signal is level-shifted to the LCD drive voltage level, and is output to the driver block.
4-Level Driver	Drives the LCD drive output pins from the latch data, and selects one of 4 levels (V_0 , V_2 , V_3 , or V_5) based on the FR and <u>DISPOFF</u> signals.
Control Logic	Controls the operation of each block. When an LP signal has been input, all blocks are reset and the control logic waits for the selection signal output from the active control block. Once the selection signal has been output, operation of the data latch and data transmission is controlled, 160 bits of data are read in, and the chip is non-selected.
Test Circuit	The circuit for testing. During normal operation, it isn't activated.


INPUT/OUTPUT CIRCUITS

Fig. 1 Input Circuit




Fig. 2 Input/Output Circuit




Fig. 3 LCD Drive Output Circuit

FUNCTIONAL DESCRIPTION

Pin Functions

SYMBOL	FUNCTION
VDD	Logic system power supply pin, connected to +2.5 to +5.5 V.
Vss	Ground pin, connected to 0 V.
V _{0L} , V _{0R} V _{2L} , V _{2R} V _{3L} , V _{3R} V _{5L} , V _{5R}	Bias power supply pins for LCD drive voltage <ul style="list-style-type: none"> Normally use the bias voltages set by a resistor divider. Ensure that voltages are set such that Vss ≤ V₅ < V₃ < V₂ < V₀. V_{iL} and V_{iR} (i = 0, 2, 3, 5) aren't connected with inside IC. Therefore, it is necessary that these pins connect with an external power supply.
D _{l7} -D _{l0}	Input pins for display data <ul style="list-style-type: none"> In 4-bit parallel input mode, input data into the 4 pins, D_{l3}-D_{l0}. Connect D_{l7}-D_{l4} to Vss or VDD. In 8-bit parallel input mode, input data into the 8 pins, D_{l7}-D_{l0}. Refer to "RELATIONSHIP BETWEEN THE DISPLAY DATA AND LCD DRIVE OUTPUT PINS" in Functional Operations.
XCK	Clock input pin for taking display data <ul style="list-style-type: none"> Data is read at the falling edge of the clock pulse.
LP	Latch pulse input pin for display data <ul style="list-style-type: none"> Data is latched at the falling edge of the clock pulse.
SHL	Input pin for selecting the reading direction of display data <ul style="list-style-type: none"> When set to Vss level "L", data is read sequentially from Y₁₆₀ to Y₁. When set to VDD level "H", data is read sequentially from Y₁ to Y₁₆₀. Refer to "RELATIONSHIP BETWEEN THE DISPLAY DATA AND LCD DRIVE OUTPUT PINS" in Functional Operations.
<u>DISPOFF</u>	Control input pin for output of non-select level <ul style="list-style-type: none"> The input signal is level-shifted from logic voltage level to LCD drive voltage level, and controls the LCD drive circuit. When set to Vss level "L", the LCD drive output pins (Y₁-Y₁₆₀) are set to level V₅. Table of truth values is shown in "TRUTH TABLE" in Functional Operations.
FR	AC signal input pin for LCD driving waveform <ul style="list-style-type: none"> The input signal is level-shifted from logic voltage level to LCD drive voltage level, and controls the LCD drive circuit. Normally it inputs a frame inversion signal. The LCD drive output pins' output voltage levels can be set using the line latch output signal and the FR signal. Table of truth values is shown in "TRUTH TABLE" in Functional Operations.
MD	Mode selection pin <ul style="list-style-type: none"> When set to Vss level "L", 4-bit parallel input mode is set. When set to VDD level "H", 8-bit parallel input mode is set. Refer to "RELATIONSHIP BETWEEN THE DISPLAY DATA AND LCD DRIVE OUTPUT PINS" in Functional Operations.

SYMBOL	FUNCTION
EIO1 EIO2	<p>Input/output pins for chip selection</p> <ul style="list-style-type: none"> When SHL input is at Vss level "L", EIO1 is set for output, and EIO2 is set for input. When SHL input is at VDD level "H", EIO1 is set for input, and EIO2 is set for output. During output, set to "H" while LP · XCK is "H", and after 160 bits of data have been read, set to "L" for one cycle (from falling edge to falling edge of XCK), after which it returns to "H". During input, the chip is selected while EI is set to "L" after the LP signal is input. The chip is non-selected after 160 bits of data have been read. Refer to "RELATIONSHIP BETWEEN THE DISPLAY DATA AND LCD DRIVE OUTPUT PINS" in Functional Operations.
TEST1 TEST2	<p>Test mode selection pins</p> <ul style="list-style-type: none"> During normal operation, fix to Vss level "L".
Y1-Y160	<p>LCD drive output pins</p> <ul style="list-style-type: none"> Corresponding directly to each bit of the data latch, one level (V0, V2, V3, or V5) is selected and output. Table of truth values is shown in "TRUTH TABLE" in Functional Operations.

Functional Operations

TRUTH TABLE

FR	LATCH DATA	DISPOFF	LCD DRIVE OUTPUT VOLTAGE LEVEL (Y1-Y160)
L	L	H	V3
L	H	H	V5
H	L	H	V2
H	H	H	V0
X	X	L	V5

NOTES :

- Vss ≤ V5 < V3 < V2 < V0, L : Vss (0 V), H : VDD (+2.5 to +5.5 V), X : Don't care
 - "Don't care" should be fixed to "H" or "L", avoiding floating.
- There are two kinds of power supply (logic level voltage and LCD drive voltage) for the LCD driver.
Supply regular voltage which is assigned by specification for each power pin.

RELATIONSHIP BETWEEN THE DISPLAY DATA AND LCD DRIVE OUTPUT PINS

(a) 4-bit Parallel Input Mode


MD	SHL	EIO1	EIO2	DATA INPUT	NUMBER OF CLOCKS						
					40 CLOCK	39 CLOCK	38 CLOCK	...	3 CLOCK	2 CLOCK	1 CLOCK
L	L	Output	Input	Dl0	Y1	Y5	Y9	...	Y149	Y153	Y157
				Dl1	Y2	Y6	Y10	...	Y150	Y154	Y158
				Dl2	Y3	Y7	Y11	...	Y151	Y155	Y159
				Dl3	Y4	Y8	Y12	...	Y152	Y156	Y160
L	H	Input	Output	Dl0	Y160	Y156	Y152	...	Y12	Y8	Y4
				Dl1	Y159	Y155	Y151	...	Y11	Y7	Y3
				Dl2	Y158	Y154	Y150	...	Y10	Y6	Y2
				Dl3	Y157	Y153	Y149	...	Y9	Y5	Y1

(b) 8-bit Parallel Input Mode


MD	SHL	EIO1	EIO2	DATA INPUT	NUMBER OF CLOCKS						
					20 CLOCK	19 CLOCK	18 CLOCK	...	3 CLOCK	2 CLOCK	1 CLOCK
H	L	Output	Input	Dl0	Y1	Y9	Y17	...	Y137	Y145	Y153
				Dl1	Y2	Y10	Y18	...	Y138	Y146	Y154
				Dl2	Y3	Y11	Y19	...	Y139	Y147	Y155
				Dl3	Y4	Y12	Y20	...	Y140	Y148	Y156
				Dl4	Y5	Y13	Y21	...	Y141	Y149	Y157
				Dl5	Y6	Y14	Y22	...	Y142	Y150	Y158
				Dl6	Y7	Y15	Y23	...	Y143	Y151	Y159
				Dl7	Y8	Y16	Y24	...	Y144	Y152	Y160
H	H	Input	Output	Dl0	Y160	Y152	Y144	...	Y24	Y16	Y8
				Dl1	Y159	Y151	Y143	...	Y23	Y15	Y7
				Dl2	Y158	Y150	Y142	...	Y22	Y14	Y6
				Dl3	Y157	Y149	Y141	...	Y21	Y13	Y5
				Dl4	Y156	Y148	Y140	...	Y20	Y12	Y4
				Dl5	Y155	Y147	Y139	...	Y19	Y11	Y3
				Dl6	Y154	Y146	Y138	...	Y18	Y10	Y2
				Dl7	Y153	Y145	Y137	...	Y17	Y9	Y1

CONNECTION EXAMPLES OF PLURAL SEGMENT DRIVERS


(a) When SHL = "L"



(b) When SHL = "H"



TIMING CHART OF 4-DEVICE CASCADE CONNECTION



PRECAUTIONS


Precautions when connecting or disconnecting the power supply

This IC has a high-voltage LCD driver, so it may be permanently damaged by a high current which may flow if voltage is supplied to the LCD drive power supply while the logic system power supply is floating. The details are as follows.

- When connecting the power supply, connect the LCD drive power after connecting the logic system power. Furthermore, when disconnecting the power, disconnect the logic system power after disconnecting the LCD drive power.
- It is advisable to connect the serial resistor (50 to 100 Ω) or fuse to the LCD drive power V_o of the system as a current limiter. Set up a suitable value of the resistor in consideration of the display grade.

And when connecting the logic power supply, the logic condition of this IC inside is insecure. Therefore connect the LCD drive power supply after resetting logic condition of this IC inside on $\overline{\text{DISPOFF}}$ function. After that, cancel the $\overline{\text{DISPOFF}}$ function after the LCD drive power supply has become stable. Furthermore, when disconnecting the power, set the LCD drive output pins to level V5 on $\overline{\text{DISPOFF}}$ function. Then disconnect the logic system power after disconnecting the LCD drive power.

When connecting the power supply, follow the recommended sequence shown here.



ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	APPLICABLE PINS	RATING	UNIT	NOTE
Supply voltage (1)	VDD	VDD	-0.3 to +7.0	V	1, 2
Supply voltage (2)	V0	V0L, V0R	-0.3 to +45.0	V	
	V2	V2L, V2R	-0.3 to V0 + 0.3	V	
	V3	V3L, V3R	-0.3 to V0 + 0.3	V	
	V5	V5L, V5R	-0.3 to V0 + 0.3	V	
Input voltage	VI	DI7-DI0, XCK, LP, SHL, FR, MD, EIO1, EIO2, <u>DISPOFF</u> , TEST1, TEST2	-0.3 to VDD + 0.3	V	
Storage temperature	TSTG		-45 to +125	°C	

NOTES :

1. TA = +25 °C
2. The maximum applicable voltage on any pin with respect to Vss (0 V).

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	APPLICABLE PINS	MIN.	TYP.	MAX.	UNIT	NOTE
Supply voltage (1)	VDD	VDD	+2.5		+5.5	V	1, 2
Supply voltage (2)	V0	V0L, V0R	+10.0		+42.0	V	
Operating temperature	TOPR		-20		+85	°C	

NOTES :

1. The applicable voltage on any pin with respect to Vss (0 V).
2. Ensure that voltages are set such that Vss ≤ V5 < V3 < V2 < V0.

ELECTRICAL CHARACTERISTICS

DC Characteristics

($V_{SS} = V_5 = 0$ V, $V_{DD} = +2.5$ to $+5.5$ V, $V_0 = +10.0$ to $+42.0$ V, $T_{OPR} = -20$ to $+85$ °C)

PARAMETER	SYMBOL	CONDITIONS	APPLICABLE PINS	MIN.	TYP.	MAX.	UNIT	NOTE
Input "Low" voltage	V_{IL}		Dl7-Dlo, XCK, LP, SHL, FR, MD, EIO1, EIO2, <u>DISPOFF</u>			$0.3V_{DD}$	V	
Input "High" voltage	V_{IH}			$0.7V_{DD}$			V	
Output "Low" voltage	V_{OL}	$I_{OL} = +0.4$ mA	EIO1, EIO2			+0.4	V	
Output "High" voltage	V_{OH}	$I_{OH} = -0.4$ mA		$V_{DD} - 0.4$			V	
Input leakage current	I_{LI}	$V_{SS} \leq V_I \leq V_{DD}$	All input pins			± 10.0	μA	
I/O leakage current	$I_{LI/O}$	$V_{SS} \leq V_I \leq V_{DD}$	EIO1, EIO2			± 10.0	μA	
Output resistance	R_{ON}	$ \Delta V_{ON} = 0.5$ V $V_0 = 40$ V $V_0 = 30$ V $V_0 = 20$ V	Y1-Y160		1.0	1.5	$k\Omega$	
					1.5	2.0		
					2.0	2.5		
Standby current	I_{STB}		V_{SS}			50.0	μA	1
Supply current (1) (Non-selection)	I_{DD1}		V_{DD}			2.0	mA	2
Supply current (2) (Selection)	I_{DD2}		V_{DD}			8.0	mA	3
Supply current (3)	I_o		V_{OL}, V_{OR}			1.0	mA	4

NOTES :

1. $V_{DD} = +5.0$ V, $V_0 = +40.0$ V, $V_{IH} = V_{DD}$, $V_{IL} = V_{SS}$.

2. $V_{DD} = +5.0$ V, $V_0 = +40.0$ V, $f_{CK} = 20$ MHz, no-load,
 $EI = V_{DD}$.

The input data is turned over by data taking clock (4-bit parallel input mode).

3. $V_{DD} = +5.0$ V, $V_0 = +40.0$ V, $f_{CK} = 20$ MHz, no-load,
 $EI = V_{SS}$.

The input data is turned over by data taking clock (4-bit parallel input mode).

4. $V_{DD} = +5.0$ V, $V_0 = +40.0$ V, $f_{CK} = 20$ MHz,

$f_{LP} = 41.6$ kHz, $f_{FR} = 80$ Hz, no-load.

The input data is turned over by data taking clock (4-bit parallel input mode).

AC Characteristics(Mode 1) ($V_{SS} = V_5 = 0 \text{ V}$, $V_{DD} = +5.0 \pm 0.5 \text{ V}$, $V_o = +10.0 \text{ to } +42.0 \text{ V}$, $\text{TOPR} = -20 \text{ to } +85 \text{ }^\circ\text{C}$)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Shift clock period	twCK	$t_R, t_F \leq 10 \text{ ns}$	50			ns	1
Shift clock "H" pulse width	twCKH		12			ns	
Shift clock "L" pulse width	twCKL		14			ns	
Data setup time	tDS		5			ns	
Data hold time	tDH		12			ns	
Latch pulse "H" pulse width	twLPH		15			ns	
Shift clock rise to latch pulse rise time	tLD		0			ns	
Shift clock fall to latch pulse fall time	tSL		25			ns	
Latch pulse rise to shift clock rise time	tLS		25			ns	
Latch pulse fall to shift clock fall time	tLH		25			ns	
Enable setup time	ts		10			ns	
Input signal rise time	tR				50	ns	2
Input signal fall time	tF				50	ns	2
Output delay time (1)	tD	$CL = 15 \text{ pF}$			30	ns	
Output delay time (2)	tPD1	$CL = 15 \text{ pF}$			1.2	μs	
Output delay time (3)	tPD2	$CL = 15 \text{ pF}$			1.2	μs	

NOTES :

1. Takes the cascade connection into consideration.
2. $(twCK - twCKH - twCKL)/2$ is maximum in the case of high speed operation.

(Mode 2) ($V_{SS} = V_5 = 0 \text{ V}$, $V_{DD} = +3.0 \text{ to } +4.5 \text{ V}$, $V_o = +10.0 \text{ to } +42.0 \text{ V}$, $\text{TOPR} = -20 \text{ to } +85 \text{ }^\circ\text{C}$)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Shift clock period	twCK	$t_R, t_F \leq 10 \text{ ns}$	66			ns	1
Shift clock "H" pulse width	twCKH		23			ns	
Shift clock "L" pulse width	twCKL		23			ns	
Data setup time	tDS		10			ns	
Data hold time	tDH		25			ns	
Latch pulse "H" pulse width	twLPH		30			ns	
Shift clock rise to latch pulse rise time	tLD		0			ns	
Shift clock fall to latch pulse fall time	tSL		30			ns	
Latch pulse rise to shift clock rise time	tLS		30			ns	
Latch pulse fall to shift clock fall time	tLH		30			ns	
Enable setup time	ts		12			ns	
Input signal rise time	tR				50	ns	2
Input signal fall time	tF				50	ns	2
Output delay time (1)	tD	$CL = 15 \text{ pF}$			44	ns	
Output delay time (2)	tPD1	$CL = 15 \text{ pF}$			1.2	μs	
Output delay time (3)	tPD2	$CL = 15 \text{ pF}$			1.2	μs	

NOTES :

1. Takes the cascade connection into consideration.
2. $(twCK - twCKH - twCKL)/2$ is maximum in the case of high speed operation.

(Mode 3) (V_{SS} = V₅ = 0 V, V_{DD} = +2.5 to +3.0 V, V_O = +10.0 to +42.0 V, TOPR = -20 to +85 °C)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Shift clock period	t _{WCK}	t _R , t _F ≤ 10 ns	82			ns	1
Shift clock "H" pulse width	t _{WCKH}		28			ns	
Shift clock "L" pulse width	t _{WCKL}		28			ns	
Data setup time	t _{DS}		10			ns	
Data hold time	t _{DH}		30			ns	
Latch pulse "H" pulse width	t _{WLPH}		30			ns	
Shift clock rise to latch pulse rise time	t _{LD}		0			ns	
Shift clock fall to latch pulse fall time	t _{SL}		30			ns	
Latch pulse rise to shift clock rise time	t _{LS}		30			ns	
Latch pulse fall to shift clock fall time	t _{LH}		30			ns	
Enable setup time	t _S		15			ns	
Input signal rise time	t _R				50	ns	2
Input signal fall time	t _F				50	ns	2
Output delay time (1)	t _D	C _L = 15 pF			57	ns	
Output delay time (2)	t _{PD1}	C _L = 15 pF			1.2	μs	
Output delay time (3)	t _{PD2}	C _L = 15 pF			1.2	μs	

NOTES :

1. Takes the cascade connection into consideration.
2. (t_{WCK} – t_{WCKH} – t_{WCKL})/2 is maximum in the case of high speed operation.



Timing Chart

Fig. 4 Timing Characteristics (1)



* n = 40 in 4-bit parallel input mode.
n = 20 in 8-bit parallel input mode.

Fig. 5 Timing Characteristics (2)






Fig. 6 Timing Characteristics (3)

SYSTEM CONFIGURATION EXAMPLE



PACKAGE

(Unit : mm)



UPILEX is a trademark of UBE INDUSTRIES, LTD..