LH28F016SA

16M (1M \times 16/2M \times 8) Flash Memory

FEATURES

- User-Selectable 3.3 V or 5 V V_{CC}
- User-Configurable ×8 or ×16 Operation
- Access Times:

For 3.3 V Read: 120/150 ns For 5 V Read: 70/100 ns

- 0.43 MB/sec Write Transfer Rate
- 1 Million Erase Cycles per Block
- 56-Lead, 1.2 mm × 14 mm × 20 mm
 TSOP Package
- Revolutionary Architecture
 - Pipelined Command Execution
 - Write During Erase
 - Command Superset of SHARP's LH28F008SA
- 1 mA Typical I_{CC} in Static Mode
- 1 μA Typical Deep Power-Down
- 32 Independently Lockable Blocks
- State-of-the-Art 0.6 μm ETOX TM 1 Flash Technology

DESCRIPTION

SHARP's LH28F016SA 16M Flash Memory is a revolutionary architecture which enables the design of truly mobile, high-performance, personal computing and communication products. With innovative capabilities, low power operation and very high read/write performance, the LH28F016SA is also the ideal choice for designing embedded mass storage flash memory systems.

The LH28F016SA is a very high density, highest performance non-volatile read/write solution for solid-state storage applications. Its symmetrically blocked architecture (100% compatible with the LH28F008SA 8M Flash memory), extended cycling, low power 3.3 V operation, very fast write and read performance and selective block locking provide a highly flexible memory component suitable for high-density memory cards, Resident Flash Arrays and PCMCIA-ATA Flash Drives. The LH28F016SA's dual read voltage enables the design of memory cards which can interchangeably be read/written in 3.3 V and 5.0 V systems. Its ×8/×16 architecture allows the optimization of memory to processor interface. The flexible block locking option enables bundling of executable application software in a Resident Flash Array or memory card. Manufactured on SHARP's 0.6 μm ETOXTM1 process technology, the LH28F016SA is the most cost-effective, high-density 3.3 V flash memory.

¹ ETOX is a trademark of Intel Corporation.

1.0 INTRODUCTION

The documentation of the SH ARP LH28F016SA memory device includes this data sheet, a detailed user's manual, and a number of application notes, all of which are referenced at the end of this data sheet.

The data sheet is intended to give an overview of the chip feature-set and of the operating AC/DC specifications. The LH28F016SA User's Manual provides complete descriptions of the user modes, system interface examples, and detailed descriptions of all principles of operation. It also contains the full list of software algorithm flowcharts, and a brief section on compatibility with SHARP LH28F008SA.

1.1 Product Overview

The LH28F016SA is a high-performance 16M (16,777,216 bit) block erasable non-volatile random access memory organized as either 1 Mword \times 16 or 2 Mbyte \times 8. The LH28F016SA includes thirty-two 64KB (65,536) blocks or thirty-two 32-KW (32,768) blocks. A chip memory map is shown in Figure 3.

The implementation of a new architecture, with many enhanced features, will improve the device operating characteristics and results in greater product reliability and ease of use.

Some significant enhancements of the LH28F016SA include:

- 3.3 V Low Power Capability
- Improved Write Performance
- Dedicated Block Write/Erase Protection

A 3/5# input pin reconfigures the device internally for optimized 3.3 V or 5.0 V read/write operation.

The LH28F016SA will be available in a 56-lead, 1.2 mm thick, 14 mm \times 20 mm TSOP type 1 package. This form factor and pinout allow for very high board layout densities.

A Command User Interface (CUI) serves as the system interface between the microprocessor or microcontroller and the internal memory operation.

Internal Algorithm Automation allows Byte/Word Writes and Block Erase operations to be executed using a Two-Write command sequence to the CUI in the same way as the LH28F008SA 8M Flash memory.

A Superset of commands have been added to the basic LH28F008SA command-set to achieve higher write performance and provide additional capabilities. These new commands and features include:

- · Page Buffer Writes to Flash
- Command Queuing Capability
- Automatic Data Writes During Erase
- Software Locking of Memory Blocks
- Two-Byte Successive Writes in 8-bit Systems
- Erase All Unlocked Blocks

Writing of memory data is performed in either byte or word increments typically within 6 µsec, a 33% improvement over the LH28F008SA. A Block Erase operation erases one of the 32 blocks in typically 0.6 sec, independent of the other blocks, which is about 65% improvement over the LH28F008SA.

Each block can be written and erased a minimum of 100,000 cycles. Systems can achieve 1 million Block Erase Cycles by providing wear-leveling algorithms and graceful block retirement. These techniques have already been employed in many flash file systems and Hard Disk Drive designs.

The LH28F016SA incorporates two Page Buffers of 256 Bytes (128 Words) each to allow page data writes. This feature can improve a system write performance by up to 4.8 times over previous flash memory devices.

All operations are started by a sequence of Write commands to the device. Three Status Registers (described in detail later) and a RY/BY# oubut pin provide information on the progress of the requested operation.

While the LH28F008SA requires an operation to complete before the next operation can be requested, the LH28F016SA allows queuing of the next operation while the memory executes the current operation. This eliminates system overhead when writing several bytes in a row to the array or erasing several blocks at the same time. The LH28F016SA can also perform write operations to one block of memory while performing erase of another block.

The LH28F016SA provides user-selectable block locking to protect code or data such as Device Drivers, PCMCIA card information, ROMExecutable O/S or Application Code. Each block has an associated non-volatile lock-bit which determines the lock status of the block. In addition, the LH28F016SA has a master Write Protect pin (WP#) which prevents any modifications to memory blocks whose lock-bits are set.

7-70 **SHARP**

The LH28F016SA contains three types of Status Registers to accomplish various functions:

- A Compatible Status Register (CSR) which is 100% compatible with the LH28F008SA Flash memory's Status Register. This register, when used alone, provides a straightforward upgrade capability to the LH28F016SA from a LH28F008SA-based design.
- A Global Status Register (GSR) which informs the system of command Queue status, Page Buffer status, and overall Write Status Machine (WSM) status.
- 32 Block Status Registers (BSRs) which provide block-specific status information such as the block lock-bit status.

The GSR and BSR memory maps for Byte-Wide and Word-Wide modes are shown in Figures 4.1 and 4.2.

The LH28F016SA incorporates an open drain RY/BY# output pin. This feature allows the user to OR-tie many RY/BY# pins together in a multiple memory configuration such as a Resident Flash Array.

Other configurations of the RY/BY# pin are enabled via special CUI commands and are described in detail in the LH28F016SA User's Manual.

The LH28F016SA also incorporates a dual chip-enable function with two input pins, CE₀# and CE₁#. These pins have exactly the same functionality as the regular chip-enable pin CE# on the LH28F008SA. For minimum chip designs, CE₁# may be tied to ground and use CE₀# as the chip enable input. The LH28F016SA uses the logical combination of these two signals to enable or disable the entire chip. Both CE₀# and CE₁# must be active low to enable the device and if either one becomes inactive, thechip will be di sabled. This feature, along with the open drain RY/BY#pin, allows the system designer to reduce the number of control pins used in a large array of 16M devices.

The BYTE# pin allows either ×8 or ×16 read/writes to the LH28F016SA. BYTE# at logic low selects 8-bit

mode with address A_0 selecting between low byte and high byte. On the other hand, BYTE# at logic high enables 16-bit operation with address A_1 becoming the lowest order address and address A_0 is not used (don't care). A device diagram is shown in Figure 1.

The LH28F016SA is specified for a maximum access time of 70 ns (t_{ACC}) at 5.0 V operation (4.75 V to 5.25 V) over the commercial temperature range (0°C to +70°C). A corresponding maximum access time of 120 ns at 3.3 V (3.0 V to 3.6 V and 0°C to +70°C) isachieved for reduced power consumption applications.

The LH28F016SA incorporates an Automatic Power Saving (APS) feature which substantially reduces the active current when the device is in static mode of operation (addresses not switching).

In APS mode, the typical l_{CC} current is 1 mA at 5.0 V (0.8 mA at 3.3 V).

A Deep Power-Down mode of operation is invoked when the RP# (called \overline{PWD} on the LH28F008SA) pin transitions low. This mode brings the device power consumption to less than 1.0 μA , typically, and provides additional write protection by acting as a device reset pin during power transitions. A reset time of 400 ns is required from RP# switching high until outputs are again valid. In the Deep Power-Down state, the WSM is reset (any current operation will abort) and the CSR, GSR, and BSR registers are cleared.

A CMOS Standby mode of operation is enabled when either $CE_0\#$ or $CE_1\#$ transitions high and RP# stays high with all input control pins at CMOS levels. In this mode, the device typically draws an I_{CC} standby current of 50 μ A.

2.0 DEVICE PINOUT

The LH28F016SA 56L-TSOP Type I pinout configuration is shown in Figure 2.




Figure 1. LH28F016SA Block Diagram
Architectural Evolution Includes Page Buffers, Queue Registers, and Extended Status Registers

7-72 **SHARP**

2.1 Lead Descriptions

Symbol	Туре	Name and Function
A ₀	INPUT	BYTE-SELECT ADDRESS: Selects between high and low byte when device is in x8 mode. This address is latched in x8 Data Writes. Not used in x16 mode (i.e., the A ₀ input buffer is turned off when BYTE# is high).
A ₁ -A ₁₅	INPUT	WORD-SELECT ADDRESSES: Select a word within one 64-Kbyte block. A ₆₋₁₅ selects 1 of 1024 rows, and A ₁₋₅ selects 16 of 512 columns. These addresses are latched during Data Writes.
A ₁₆ -A ₂₀	INPUT	BLOCK-SELECT ADDRESSES: Select 1 of 32 Erase blocks. These addresses are latched during Data Writes, Erase and Lock-Block operations.
DQ ₀ -DQ ₇	INPUT/OUTPUT	LOW-BYTE DATA BUS: Inputs data and commands during CUI write cycles. Outputs array, buffer, identifier or status data in the appropriate Read mode. Floated when the chip is de-selected or the outputs are disabled.
DQ ₈ -DQ ₁₅	INPUT/OUTPUT	HIGH-BYTE DATA BUS: Inputs data during x16 Data-Write operations. Outputs array, buffer or identifier data in the appropriate Read mode; not used for Status register reads. Floated when the chip is de-selected or the outputs are disabled.
CE ₀ #, CE ₁ #	INPUT	CHIP ENABLE INPUTS: Activate the device's control logic, input buffers, decoders and sense amplifiers. With either CE ₀ # or CE ₁ # high, the device is de-selected and power consumption reduces to Standby levels upon completion of any current Data-Write or Erase operations. Both CE ₀ #, CE ₁ # must be low to select the device. All timing specifications are the same for both signals. Device Selection occurs with the latter falling edge of CE ₀ # or CE ₁ #. The first rising edge of CE ₀ # or CE ₁ # disables the device.
RP#	INPUT	RESET/POWER-DOWN: RP# low places the device in a Deep Power-Down state. All circuits that burn static power, even those circuits enabled in standby mode, are turned off. When returning from Deep Power-Down, a recovery time of 400 ns is required to allow these circuits to power-up. When RP# goes low, any current or pending WSM operation(s) are terminated, and the device is reset. All Status registers return to ready (with all status flags cleared).
OE#	INPUT	OUTPUT ENABLE: Gates device data through the output buffers when low. The outputs float to tri-state off when OE# is high. NOTE: CE _X # overrides OE#, and OE# overrides WE#.
WE#	INPUT	WRITE ENABLE: Controls access to the CUI, Page Buffers, Data Queue Registers and Address Queue Latches. WE# is active low, and latches both address and data (command or array) on its rising edge.
RY/BY#	OPEN DRAIN OUTPUT	READY/BUSY: Indicates status of the internal WSM. When low, it indicates that the WSM is busy performing an operation. RY/BY# high indicates that the WSM is ready for new operations (or WSM has completed all pending operations), or Erase is Suspended, or the device is in deep power-down mode. This output is always active (i.e., not floated to tri-state off when OE# or CE ₀ #, CE ₁ # are high), except if a RY/BY# Pin Disable command is issued.

2.1 Lead Descriptions (Continued)

Symbol	Туре	Name and Function
WP#	INPUT	WRITE PROTECT: Erase blocks can be locked by writing a non-volatile lock-bit for each block. When WP# is low, those locked blocks as reflected by the Block-Lock Status bits (BSR.6), are protected from inadvertent Data Writes or Erases. When WP# is high, all blocks can be Written or Erased regardless of the state of the lock-bits. The WP# input buffer is disabled when RP# transitions low (deep power-down mode).
BYTE#	INPUT	BYTE ENABLE: BYTE# low places device in $x8$ mode. All data is then input or output on DQ ₀₋₇ , and DQ ₈₋₁₅ float. Address A0 selects between the high and low byte. BYTE# high places the device in $x16$ mode, and turns off the A ₀ input buffer. Address A ₁ , then becomes the lowest order address.
3/5#	INPUT	3.3/5.0 VOLT SELECT: 3/5# high configures internal circuits for 3.3V operation. 3/5# low configures internal circuits for 5.0V operation. NOTES: Reading the array with 3/5# high in a 5.0V system could damage the device. There is a significant delay from 3/5# switching to valid data.
V _{PP}	SUPPLY	ERASE/WRITE POWER SUPPLY: For erasing memory array blocks or writing words/ bytes/pages into the flash array.
Vcc	SUPPLY	DEVICE POWER SUPPLY (3.3V ± 0.3V, 5.0V ± 0.5V): Do not leave any power pins floating.
GND	SUPPLY	GROUND FOR ALL INTERNAL CIRCUITRY: Do not leave any ground pins floating.
NC		NO CONNECT: No internal connection to die, lead may be driven or left floating.




Figure 2. TSOP Configuration

NOTE:

56-LEAD TSOP Mechanical Diagrams and Dimensions are shown at the end of this specification

7-74 SHARP

3.0 MEMORY MAPS




Figure 3. LH28F016SA Memory Map (Byte-Wide Mode)

3.1 Extended Status Registers Memory Map




Figure 4.1. Extended Status Register Memory Map (Byte-Wide Mode)




Figure 4.2. Extended Status Register Memory Map (Word-Wide Mode)

7-76 **SHARP**

4.0 BUS OPERATIONS, COMMANDS AND STATUS REGISTER DEFINITIONS

4.1 Bus Operations for Word-Wide Mode (BYTE# = V_{IH})

Mode	Notes	RP#	CE ₁ #	CE ₀ #	OE#	WE#	A ₁	DQ ₀₋₁₅	RY/BY#
Read	1,2,7	V_{IH}	V _{IL}	V _{IL}	V _{IL}	V_{IH}	Х	D _{OUT}	Х
Output Disable	1,6,7	V_{IH}	V _{IL}	V_{IL}	V _{IH}	V_{IH}	Х	High Z	Х
Standby	1,6,7	V _{IH}	V _{IL} V _{IH} V _{IH}	V _{IH} V _{IL} V _{IH}	Х	×	×	High Z	Х
Deep Power-Down	1,3	V _{IL}	Х	Х	Х	Х	Х	High Z	V _{OH}
Manufacturer ID	4	V_{IH}	V _{IL}	V _{IL}	V _{IL}	V_{IH}	V_{IL}	0089H	V _{OH}
Device ID	4	V _{IH}	V _{IL}	V _{IL}	V _{IL}	V_{IH}	V_{IH}	66A0H	V _{OH}
Write	1,5,6	V _{IH}	V _{IL}	V _{IL}	V _{IH}	V _{IL}	Х	D _{IN}	Х

4.2 Bus Operations For Byte-Wide Mode (BYTE# =V_{IL})

Mode	Notes	RP#	CE ₁ #	CE ₀ #	OE#	WE#	A ₀	DQ ₀₋₇	RY/BY#
Read	1,2,7	V _{IH}	V _{IL}	V _{IL}	V_{IL}	V_{IH}	Х	D _{OUT}	X
Output Disable	1,6,7	V _{IH}	V _{IL}	V _{IL}	V_{IH}	V_{IH}	Х	High Z	Х
Standby	1,6,7	V _{IH}	V _{IL} V _{IH} V _{IH}	V _{IH} V _{IL} V _{IH}	Х	×	×	High Z	X
Deep Power-Down	1,3	V _{IL}	Х	Х	Х	Х	Х	High Z	V _{OH}
Manufacturer ID	4	V _{IH}	V _{IL}	V _{IL}	V _{IL}	V _{IH}	V _{IL}	89H	V _{OH}
Device ID	4	V _{IH}	V _{IL}	V _{IL}	V _{IL}	V _{IH}	V _{IH}	A0H	V _{OH}
Write	1,5,6	V _{IH}	V _{IL}	V _{IL}	V _{IH}	V _{IL}	Х	D _{IN}	Х

NOTES:

- 1. X can be V_{IH} or V_{IL} for address or control pins except for RY/BY#, which is either V_{OL} or V_{OH} .
- 2. RY/BY# output is open drain. When the WSM is ready, Erase is suspended or the device is in deep power-down mode, RY/BY# will be at V_{OH} if it is tied to V_{CC} through a resistor. When the RY/BY# at V_{OH} is independent of OE# while a WSM operation is in progress.
- 3. RP# at GND ± 0.2 V ensures the lowest deep power-down current.
- A₀ and A₁ at V_{IL} provide manufacturer ID codes in ×8 and ×16 modes respectively.
 A₀ and A₁ at V_{IH} provide device ID codes in ×8 and ×16 modes respectively. All other addresses are set to zero.
- Commands for different Erase operations, Data Write operations of Lock-Block operations can only be successfully completed when V_{PP} = V_{PPH}.
- While the WSM is running, RY/BY# in Level-Mode (default) stays at V_{OL} until all operations are complete. RY/BY# goes to V_{OH} when the WSM is not busy or in erase suspend mode.
- 7. RY/BY# may be at V_{OL} while the WSM is busy performing various operations. For example, a status register read during a write operation.

4.3 LH28F008SA-Compatible Mode Command Bus Definitions

Command	Notes	Fir	st Bus Cy	cle	Second Bus Cycle			
Command	Notes	Oper	Addr	Data	Oper	Addr	Data	
Read Array		Write	Х	FFH	Read	AA	AD	
Intelligent Identifier	1	Write	Х	90H	Read	IA	ID	
Read Compatible Status Register	2	Write	Х	70H	Read	Х	CSRD	
Clear Status Register	3	Write	Х	50H				
Word/Byte Write		Write	Х	40H	Write	WA	WD	
Alternate Word/Byte Write		Write	Х	10H	Write	WA	WD	
Block Erase/Confirm		Write	Х	20H	Write	ВА	D0H	
Erase Suspend/Resume		Write	Х	В0Н	Write	Х	D0H	

ADDRESS DATA

AA = Array Address
BA = Block Address
IA = Identifier Address
WA = Write Address

AD = Array Data
CSRD = CSR Data
ID = Identifier Data
WD = Write Data

X = Don't Care

NOTES:

- 1. Following the intelligent identifier command, two Read operations access the manufacturer and device signature codes.
- 2. The CSR is automatically available after device enters Data Write, Erase, or Suspend operations.
- Clears CSR.3, CSR.4 and CSR.5. Also clears GSR.5 and all BSR.5 and BSR.2 bits. See Status register definitions.

7-78 **SHARP**

4.4 LH28F016SA-Performance Enhancement Command Bus Definitions

Command	Mode	Notes	First	Bus C	ycle	Seco	nd Bu	s Cycle	Third Bus Cycle		
Command	Wode	Notes	Oper	Addr	Data	Oper	Addr	Data	Oper	Addr	Data
Read Extended Status Register		1	Write	Х	71H	Read	RA	GSRD BSRD			
Page Buffer Swap		7	Write	Х	72H						
Read Page Buffer			Write	Х	75H	Read	PA	PD			
Single Load to Page Buffer			Write	Х	74H	Write	PA	PD			
Sequential Load to	x8	4,6,10	Write	Х	E0H	Write	x	BCL	Write	Х	всн
Page Buffer	x16	4,5,6,10	Write	Х	E0H	Write	x	WCL	Write	Х	WCH
Page Buffer Write	x8	3,4,9,10	Write	Х	0CH	Write	A0	BC(L,H)	Write	WA	BC(H,L)
to Flash	x16	4,5,10	Write	Х	0CH	Write	х	WCL	Write	WA	WCH
Two-Byte Write	x8	3	Write	Х	FBH	Write	A0	WD(L,H)	Write	WA	WD(H,L)
Lock Block/Confirm			Write	Х	77H	Write	ВА	D0H			
Upload Status Bits/Confirm		2	Write	Х	97H	Write	х	D0H			
Upload Device Information			Write	Х	99H	Write	×	D0H			
Erase All Unlocked Blocks/Confirm			Write	Х	A7H	Write	х	D0H			
RY/BY# Enable to Level-Mode		8	Write	Х	96H	Write	х	01H			
RY/BY# Pulse-On- Write		8	Write	Х	96H	Write	х	02H			
RY/BY# Pulse-On- Erase		8	Write	Х	96H	Write	х	03H			
RY/BY# Disable		8	Write	Х	96H	Write	Х	04H			
Sleep			Write	Х	F0H						
Abort			Write	Х	80H						

ADDRESS

BA = Block Address

PA = Page Buffer Address

RA = Extended Register Address

WA = Write Address

X = Don't Care

DATA

AD = Array Data

PD = Page Buffer Data

BSRD = BSR Data

GSRD = GSR Data

WC (L.H) = Word Count (Low, High)

BC (L.H) = Byte Count (Low, High)

WD (L.H) = Write Data (Low, High)

NOTES:

- 1. RA can be the GSR address or any BSR address. See Figure 4.1 and 4.2 for Extended Status Register Memory Maps.
- Upon device power-up, all BSR lock-bits come up locked. The Upload Status Bits command must be written to reflect the actual lock-bit status.
- 3. A_0 is automatically complemented to load second byte of data. BYTE# must be at V_{IL} . A_0 value determines which WD/BC is supplied first: $A_0 = 0$ looks at the WDL/BCL, $A_0 = 1$ looks at the WDH/BCH.
- 4. BCH/WCH must be at 00H for this product because of the 256-Byte (128 Word) Page Buffer size and to avoid writing the Page Buffer contents into more than one 256-Byte segment within an array block. They are simply shown for future Page Buffer expandability.
- 5. In \times 16 mode, only the lower byte DQ₀₋₇ is used for WCL and WCH. The upper byte DQ₈₋₁₅ is a don't care.
- 6. PA and PD (Whose count is given in cycles 2 and 3) are supplied starting in the 4th cycle which is not shown.
- 7. This command allows the user to swap between available Page Buffers (0 or 1).
- 8. These commands reconfigure RY/BY# output to one of two pulse-modes or enable and disable the RY/BY# function.
- Write address, WA, is the Destination address in the flash array which must match the Source address in the Page Buffer. Refer to the LH28F016SA User's Manual.
- 10. BCL = 00H corresponds to a Byte count of 1. Similarly, WCL = 00H corresponds to a Word count of 1.

4.5 Compatible Status Register

WSMS	ESS	ES	DWS	VPPS	R	R	R
7	6	5	4	3	2	1	0

NOTES:

CSR.7 = WRITE STATE MACHINE STATUS

1 = Ready

0 = Busy

RY/BY# output or WSMS bit must be checked to determine completion of an operation (Erase Suspend, Erase or Data Write) before the appropriate Status bit (ESS, ES or DWS) is checked for success.

CSR.6 = ERASE-SUSPEND STATUS

1 = Erase Suspended

0 = Erase in Progress/Completed

CSR.5 = ERASE STATUS

1 = Error in Block Erasure

0 = Successful Block Erase

If DWS and ES are set to "1" during an erase attempt, an improper command sequence was entered. Clear the CSR and attempt the operation again.

CSR.4 = DATA-WRITE STATUS

1 = Error in Data Write

0 = Data Write Successful

CSR.3 = VPP STATUS

1 = V_{PP} Low Detect, Operation Abort

 $0 = V_{PP} OK$

The VPPS bit, unlike an A/D converter, does not provide continuous indication of VPP level. The WSM interrogates VPP's level only after the Data-Write or Erase command sequences have been entered, and informs the system if VPP has not been switched on. VPPS is not guaranteed to report accurate feedback between VPPL and VPPH.

CSR.2-0 = RESERVED FOR FUTURE ENHANCEMENTS

These bits are reserved for future use: mask them out when polling the CSR.

7-80 **SHARP**

4.6 Global Status Register

WSMS	oss	DOS	DSS	QS	PBAS	PBS	PBSS
7	6	5	4	3	2	1	0

NOTES:

GSR.7 = WRITE STATE MACHINE STATUS

1 = Ready

0 = Busy

[1] RY/BY# output or WSMS bit must be checked to determine completion of an operation (Block Lock, Suspend, any RY/BY# reconfiguration, Upload Status Bits, Erase or Data Write) before the appropriate Status bit (OSS or DOS) is checked for success.

GSR.6 = OPERATION SUSPEND STATUS

1 = Operation Suspended

0 = Operation in Progress/Completed

GSR.5 = DEVICE OPERATION STATUS

1 = Operation Unsuccessful

0 = Operation Successful or Currently Running

GSR.4 = DEVICE SLEEP STATUS

1 = Device in Sleep

0 = Device Not in Sleep

MATRIX 5/4

00 = Operation Successful or Currently Running

01 = Device in Sleep Mode or Pending Sleep

10 = Operation Unsuccessful

11 = Operation Unsuccessful or Aborted

If operation currently running, then GSR.7 = 0. If device pending sleep, then GSR.7 = 0.

Operation aborted: Unsuccessful due to Abort command.

GSR.3 = QUEUE STATUS

1 = Queue Full

0 = Queue Available

GSR.2 = PAGE BUFFER AVAILABLE STATUS

1 = One or Two Page Buffers Available

0 = No Page Buffer Available

GSR.1 = PAGE BUFFER STATUS

1 = Selected Page Buffer Ready

0 = Selected Page Buffer Busy

Selected Page Buffer is currently busy with WSM

The device contains two Page Buffers.

operation.

GSR.0 = PAGE BUFFER SELECT STATUS

1 = Page Buffer 1 Selected

0 = Page Buffer 0 Selected

NOTE:

1. When multiple operations are queued, checking BSR.7 only provides indication of completion for that particular block. GSR.7 provides indication when all queued operations are completed.

7-81 SHARP

4.7 Block Status Register

BS	BLS	BOS	BOAS	QS	VPPS	R	R
7	6	5	4	3	2	1	0

NOTES:

BSR.7 = BLOCK STATUS

1 = Ready

0 = Busy

[1] RY/BY# output or BS bit must be checked to determine completion of an operation (Block Lock, Suspend, Erase or Data Write) before the appropriate Status bits (BOS, BLS) is checked for success.

The BOAS bit will not be set until BSR.7 = 1.

BSR.6 = BLOCK-LOCK STATUS

1 = Block Unlocked for Write/Erase

0 = Block Locked for Write/Erase

BSR.5 = BLOCK OPERATION STATUS

1 = Operation Unsuccessful

0 = Operation Successful or Currently Running

BSR.4 = BLOCK OPERATION ABORT STATUS

1 = Operation Aborted

0 = Operation Not Aborted

MATRIX 5/4

00 = Operation Successful or Currently Running

01 = Not a valid Combination

10 = Operation Unsuccessful

11 = Operation Aborted

Operation halted via Abort command.

BSR.3 = QUEUE STATUS

1 = Queue Full

0 = Queue Available

BSR.2 = VPP STATUS

1 = V_{PP} Low Detect, Operation Abort

 $0 = V_{PP} OK$

NOTES:

BSR.1-0 = RESERVED FOR FUTURE ENHANCEMENTS

These bits are reserved for future use; mask them out when polling the BSRs.

 When multiple operations are queued, checking BSR.7 only provides indication of completion for that particular block. GSR.7 provides indication when all queued operations are completed.

7-82 **SHARP**

5.0 ELECTRICAL SPECIFICATIONS

5.1 Absolute Maximum Ratings *

Temperature Under Bias	0°C to + 80°C
Storage Temperature	-65°C to +125°C

* WARNING:

Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

 V_{CC} = 3.3 V \pm 0.3 V Systems ⁽⁵⁾

Symbol	Parameter	Notes	Min	Max	Units	Test Conditions
T _A	Operating Temperature, Commercial	1	0	70	°C	Ambient Temperature
Vcc	V _{CC} with Respect to GND	2	- 0.2	7.0	٧	
V _{PP}	V _{PP} Supply Voltage with Respect to GND	2,3	- 0.2	14.0	٧	
V	Voltage on any Pin (except V _{CC} , V _{PP}) with Respect to GND	2	- 0.5	V _{CC} + 0.5	٧	
1	Current into any Non-Supply Pin			± 30	mA	
l _{OUT}	Output Short Circuit Current	4		100	mA	

$V_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V}, V_{CC} = 5.0 \text{ V} \pm 0.25 \text{ V}$ Systems ^(5,6)

Symbol	Parameter	Notes	Min	Max	Units	Test Conditions
T _A	Operating Temperature, Commercial	1	0	70	°C	Ambient Temperature
V _{CC}	V _{CC} with Respect to GND	2	- 0.2	7.0	٧	
V _{PP}	V _{PP} Supply Voltage with Respect to GND	2,3	- 0.2	14.0	٧	
V	Voltage on any Pin (except V _{CC} , V _{PP}) with Respect to GND	2	- 2.0	7.0	٧	
1	Current into any Non-Supply Pin			± 30	mA	
lout	Output Short Circuit Current	4		100	mA	

NOTES:

- 1. Operating temperature is for commercial product defined by this specification.
- Minimum DC voltage is 0.5 V on input/output pins. During transitions, this level may undershoot to 2.0 V for periods <20 ns. Maximum DC voltage on input/output pins is V_{CC} + 0.5 V which, during transitions, may overshoot to V_{CC} + 2.0 V for periods <20 ns.
- 3. Maximum DC voltage on V_{PP} may overshoot to + 14.0 V for periods <20 ns.
- 4. Output shorted for no more than one second. No more than one output shorted at a time.
- 5. AC specifications are valid at both voltage ranges. See DC Characteristics tables for voltage range-specific specifications.
- 6. $5\% \ V_{CC}$ specifications refer to the LH28F016SA-70 in its High Speed Test configuration.

5.2 Capacitance

For a 3.3 V System:

Symbol	Parameter	Note	Тур	Max	Units	Test Conditions
C _{IN}	Capacitance Looking into an Address/Control Pin	1	6	8	pF	T _A = 25°C, f = 1.0 MHz
C _{OUT}	Capacitance Looking into an Output Pin	1	8	12	pF	$T_A = 25^{\circ}C$, $f = 1.0 \text{ MHz}$
C _{LOAD}	Load Capacitance Driven by Outputs for Timing Specifications	1		50	pF	For $V_{CC} = 3.3V \pm 0.3V$
	Equivalent Testing Load Circuit			2.5	ns	50Ω transmission line delay

For a 5.0 V System:

Symbol	Parameter	Note	Тур	Max	Units	Test Conditions
C _{IN}	Capacitance Looking into an Address/Control Pin	1	6	8	pF	T _A = 25°C, f = 1.0 MHz
C _{OUT}	Capacitance Looking into an Output Pin	1	8	12	pF	$T_A = 25^{\circ}C, f = 1.0 \text{ MHz}$
C _{LOAD}	Load Capacitance Driven by Outputs			100	pF	For $V_{CC} = 5.0V \pm 0.5V$
	for Timing Specifications			30	pF	For $V_{CC} = 5.0V \pm 0.25V$
	Equivalent Testing Load Circuit for V _{CC} ± 10%			2.5	ns	25Ω transmission line delay
	Equivalent Testing Load Circuit for V _{CC} ± 5%			2.5	ns	83Ω transmission line delay

NOTE:

7-84 SHARP

^{1.} Sampled, not 100% tested.

5.3 Timing Nomenclature

All 3.3 V system timings are measured from where signals cross 1.5 V.

For 5.0 V systems use the standard JEDEC cross point definitions.

Each timing parameter consists of 5 characters. Some common examples are defined below:

tce telov time(t) from CE# (E) going low (L) to the outputs (Q) becoming valid (V) to telov time(t) from OE# (G) going low (L) to the outputs (Q) becoming valid (V) tacc tavov time(t) from address (A) valid (V) to the outputs (Q) becoming valid (V)

tas taywh time(t) from address (A) valid (V) to WE# (W) going high (H)

t_{DH} tw_{HDX} time(t) from WE# (W) going high (H) to when the data (D) can become undefined (X)

	Pin Characters		Pin States
Α	Address Inputs	Н	High
D	Data Inputs	L	Low
Q	Data Outputs	V	Valid
Е	CE# (Chip Enable)	Х	Driven, but not necessarily valid
G	OE# (Output Enable)	Z	High Impedance
W	WE# (Write Enable)		
Р	RP# (Deep Power-Down Pin)		
R	RY/BY# (Ready Busy)		
V	Any Voltage Level		
Υ	3/5# Pin		
5V	V _{CC} at 4.5V Minimum		
3V	V _{CC} at 3.0V Minimum		




Figure 5. Transient Input/Output Reference Waveform $(V_{CC} = 5.0 \text{ V})$ for Standard Test Configuration (1)

AC test inputs are driven at V_{OH} (2.4 VTTL) for a Logic "1" and V_{OL} (0.45 VTTL) for a Logic "0." Input timing begins at V_{IH} (2.0 VTTL) and V_{IL} (0.8 VTTL). Output timing ends at V_{IH} and V_{IL} Input rise and fall times (10% to 90%) <10 ns.




Figure 6. Transient Input/Output Reference Waveform (Vcc = 3.3 V) High Speed Reference Waveform $^{(2)}$ (Vcc = 5.0 V $\pm 5\%$)

AC test inputs are driven at 3.0 V for a Logic "1" and 0.00 V for a Logic "0." Input timing begins, and output timing ends, at 1.5 V. Input rise and fall times (10% to 90%) <10 ns.

NOTES:

- 1. Testing characteristics for LH28F016SA-080/LH28F016SA-100.
- 2. Testing characteristics for LH28F016SA-070/LH28F016SA-120/LH28F016SA-150.




Figure 7. Transient Equivalent Testing Load Circuit $(V_{CC} = 5.0 \text{ V})$




Figure 8. Transient Equivalent Testing Load Circuit $(V_{CC} = 3.3 \text{ V})$




Figure 9. High Speed Transient Equivalent Testing Load Circuit ($V_{CC} = 5.0 \text{ V} \pm 5\%$)

7-86 SHARP

5.4 DC Characteristics

 $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}, T_A = 0 ^{\circ}\text{C} \text{ to} + 70 ^{\circ}\text{C}$ 3/5# = Pin Set High for 3.3 V Operations

Symbol	Parameter	Notes	Min	Тур	Max	Units	Test Conditions
I₁∟	Input Load Current	1			± 1	μΑ	V _{CC} = V _{CC} Max, V _{IN} = V _{CC} or GND
I _{LO}	Output Leakage Current	1			± 10	μΑ	$V_{CC} = V_{CC} Max$, $V_{IN} = V_{CC} or GND$
Iccs	V _{CC} Standby Current	1,5		50	100	μΑ	$V_{CC} = V_{CC} \text{ Max},$ $CE_0\#, CE_1\#, RP\# = V_{CC} \pm 0.2V$ BYTE#, WP#, 3/5# = $V_{CC} \pm 0.2V$ 0.2V or GND $\pm 0.2V$
				1	4	mA	$V_{CC} = V_{CC}$ Max, CE ₀ #, CE ₁ #, RP# = V_{IH} BYTE#, WP#, 3/5# = V_{IH} or V_{IL}
I _{CCD}	V _{CC} Deep Power-Down Current	1		1	5	μΑ	RP# = GND ± 0.2V
I _{CCR} 1	V _{CC} Read Current	1,4,5		30	35	mA	$\begin{split} &V_{CC} = V_{CC} \; \text{Max}, \\ &\text{CMOS: CE}_0\#, \; \text{CE}_1\# = \text{GND} \pm 0.2 \text{V} \\ &\text{BYTE}\# = \text{GND} \pm 0.2 \text{V or } V_{CC} \pm 0.2 \text{V} \\ &\text{Inputs} = \text{GND} \pm 0.2 \text{V or } V_{CC} \pm 0.2 \text{V}, \\ &\text{TTL: CE}_0\#, \; \text{CE}_1\# = \text{V}_{\text{IL}}, \\ &\text{BYTE}\# = \text{V}_{\text{IL}} \; \text{or } \text{V}_{\text{IH}}, \\ &\text{Inputs} = \text{V}_{\text{IL}} \; \text{or } \text{V}_{\text{IH}}, \\ &\text{f} = 8 \; \text{MHz}, \; \text{I}_{\text{OUT}} = 0 \; \text{mA} \end{split}$
I _{CCR} 2	V _{CC} Read Current	1,4,5		15	20	mA	$\begin{split} &V_{CC} = V_{CC} \text{ Max}, \\ &CMOS: CE_0\#, CE_1\# = GND \pm 0.2V, \\ &BYTE\# = V_{CC} \pm 0.2V \text{ or GND} \pm 0.2V \\ &Inputs = GND \pm 0.2V \text{ or } V_{CC} \pm 0.2V, \\ &TTL: CE_0\#, CE_1\# = V_{IL} \\ &BYTE\# = V_{IH} \text{ or } V_{IL} \\ &Inputs = V_{IL} \text{ or } V_{IH}, \\ &f = 4 \text{ MHz}, I_{OUT} = 0 \text{ mA} \end{split}$
Iccw	V _{CC} Write Current	1		8	12	mA	Word/Byte Write in Progress
I _{CCE}	V _{CC} Block Erase Current	1		6	12	mA	Block Erase in Progress
ICCES	V _{CC} Erase Suspend Current	1,2		3	6	mA	CE ₀ #, CE ₁ # =V _{IH} Block Erase Suspended
I _{PPS}	V _{PP} Standby Current	1		± 1	± 10	μΑ	V _{PP} ≤ V _{CC}
I _{PPD}	V _{PP} Deep Power-Down Current	1		0.2	5	μΑ	RP# = GND ± 0.2V

5.4 DC Characteristics (Continued)

 $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}, T_A = 0 ^{\circ}\text{C} \text{ to} + 70 ^{\circ}\text{C}$ 3/5# = Pin Set High for 3.3 V Operations

Symbol	Parameter	Notes	Min	Тур	Max	Units	Test Conditions
I _{PPR}	V _{PP} Read Current	1			200	μΑ	V _{PP} > V _{CC}
I _{PPW}	V _{PP} Write Current	1		10	15	mA	V _{PP} = V _{PPH} , Word/Byte Write in Progress
I _{PPE}	V _{PP} Erase Current	1		4	10	mA	V _{PP} = V _{PPH} , Block Erase in Progress
I _{PPES}	V _{PP} Erase Suspend Current	1			200	μΑ	V _{PP} = V _{PPH} , Block Erase Suspended
V _{IL}	Input Low Voltage		- 0.3		0.8	٧	
V _{IH}	Input High Voltage		2.0		V _{CC} + 0.3	٧	
V _{OL}	Output Low Voltage				0.4	V	$V_{CC} = V_{CC}$ Min and $I_{OL} = 4$ mA
V _{OH} 1	Output High Voltage		2.4			V	I _{OH} = - 2.0 mA V _{CC} = V _{CC} Min
V _{OH} 2			V _{CC} - 0.2				I_{OH} = - 100 μ A V_{CC} = V_{CC} Min
V _{PP} L	V _{PP} during Normal Operations	3	0.0		6.5	V	
V _{PP} H	V _{PP} during Write/ Erase Operations		11.4	12.0	12.6	V	
V _{LK} O	V _{CC} Erase/Write Lock Voltage		2.0			V	

NOTES:

- All currents are in RMS unless otherwise noted. Typical values at V_{CC} = 3.3 V, V_{PP} = 12.0 V, T = 25°C. These currents are valid for all product versions (package and speeds).
- 2. I_{CCES} is specified with the device de-selected. If the device is read while in erase suspend mode, current draw is the sum of I_{CCES} and I_{CCES}.
- Block Erases, Word/Byte Writes, and Lock Block operations are inhibited when V_{PP} = V_{PPL} and not guaranteed in the range between V_{PPH} and V_{PPL}.
- 4. Automatic Power Saving (APS) reduces I_{CCR} to less than 1 mA in static operation.
- 5. CMOS Inputs are either V_{CC} ± 0.2 V or GND ± 0.2 V. TTL Inputs are either V_{IL} or V_{IH} .

7-88 **SHARP**

5.5 DC Characteristics

 $V_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V}, T_A = 0 ^{\circ}\text{C} \text{ to} + 70 ^{\circ}\text{C}$ 3/5# Pin Set Low for 5 V Operations

Symbol	Parameter	Notes	Min	Тур	Max	Units	Test Conditions
IIL	Input Load Current	1			± 1	μΑ	V _{CC} = V _{CC} Max V _{IN} = V _{CC} or GND
I _{LO}	Output Leakage Current	1			± 10	μΑ	V _{CC} = V _{CC} Max V _{IN} = V _{CC} or GND
Iccs	V _{CC} Standby Current	1,5		50	100	μΑ	$V_{CC} = V_{CC} \text{ Max}$ $CE_0\#, CE_1\#, RP\# = V_{CC} \pm 0.2V$ BYTE#, WP#, 3/5# = $V_{CC} \pm 0.2V$ or GND $\pm 0.2V$
				2	4	mA	$V_{CC} = V_{CC}$ Max CE_0 #, CE_1 #, RP # = V_{IH} BYTE#, WP #, $3/5$ # = V_{IH} or V_{IL}
I _{CCD}	V _{CC} Deep Power-Down Current	1		1	5	μΑ	RP# = GND ± 0.2V
Iccr1	V _{CC} Read Current	1,4,5		50	60	mA	$\begin{split} &V_{CC} = V_{CC} \text{ Max}, \\ &CMOS: CE_0\#, CE_1\# = GND \pm 0.2V \\ &BYTE\# = GND \pm 0.2V \text{ or } V_{CC} \pm 0.2V \\ &Inputs = GND \pm 0.2V \text{ or } V_{CC} \pm 0.2V, \\ &TTL: CE_0\#, CE_1\# = V_{IL}, \\ &BYTE\# = V_{IL} \text{ or } V_{IH} \\ &Inputs = V_{IL} \text{ or } V_{IH}, \\ &f = 10 \text{ MHz}, IOUT = 0 \text{ mA} \end{split}$
I _{CCR} 2	V _{CC} Read Current	1,4,5		30	35	mA	$\begin{split} &V_{CC} = V_{CC} \text{ Max}, \\ &CMOS: CE_0\#, CE_1\# = GND \pm 0.2V \\ &BYTE\# = V_{CC} \pm 0.2V \text{ or GND} \pm 0.2V \\ &Inputs = GND \pm 0.2V \text{ or } V_{CC} \pm 0.2V \\ &TTL: CE_0\#, CE_1\# = V_{IL}, \\ &BYTE\# = V_{IH} \text{ or } V_{IL}, \\ &Inputs = V_{IL} \text{ or } V_{IH}, \\ &f = 5 \text{ MHz}, IOUT = 0 \text{ mA} \end{split}$
Iccw	V _{CC} Write Current	1		25	35	mA	Word/Byte in Progress
I _{CCE}	V _{CC} Block Erase Current	1		18	25	mA	Block Erase in Progress
I _{CCES}	V _{CC} Erase Suspend Current	1,2		5	10	mA	CE ₀ #, CE ₁ # =V _{IH} Block Erase Suspended
I _{PPS}	V _{PP} Standby Current	1			± 10	μΑ	V _{PP} ≤ V _{CC}

5.5 DC Characteristics (Continued)

 $V_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V}, T_A = 0^{\circ}\text{C} \text{ to} + 70^{\circ}\text{C}$ 3/5# Pin Set Low for 5 V Operations

Symbol	Parameter	Notes	Min	Тур	Max	Units	Test Conditions
I _{PPD}	V _{PP} Deep Power- Down Current	1		0.2	5	μΑ	RP# = GND ± 0.2V
I _{PPR}	V _{PP} Read Current	1		65	200	μΑ	V _{PP} > V _{CC}
I _{PPW}	V _{PP} Write Current	1		7	12	mA	V _{PP} = V _{PPH} Word/Byte Write in Progress
I _{PPE}	V _{PP} Block Erase Current	1		5	10	mA	V _{PP} = V _{PPH} Block Erase in Progress
I _{PPES}	V _{PP} Erase Suspend Current	1		65	200	μΑ	V _{PP} = V _{PPH} Block Erase Suspended
V _{IL}	Input Low Voltage		- 0.5		0.8	٧	
V _{IH}	Input High Voltage		2.0		V _{CC} + 0.5	٧	
V _{OL}	Output Low Voltage				0.45	٧	$V_{CC} = V_{CC} Min$ $I_{OL} = 5.8 mA$
V _{OH} 1	Output High Voltage		0.85 V _{CC}			٧	I _{OH} = - 2.5 mA V _{CC} = V _{CC} Min
V _{OH} 2			V _{CC} - 0.4				I _{OH} = - 100 μA V _{CC} = V _{CC} Min
V _{PP} L	V _{PP} during Normal Operations	3	0.0		6.5	V	
V _{PP} H	V _{PP} during Erase/ Write Operations		11.4	12.0	12.6	V	
V _{LK} O	V _{CC} Erase/Write Lock Voltage		2.0			٧	

NOTES:

- 1. All currents are in RMS unless otherwise noted. Typical values at V_{CC} = 5.0 V, V_{PP} = 12.0 V, T = 25°C. These currents are valid for all product versions (package and speeds).
- 2. I_{CCES} is specified with the device deselected. If the device is read while in erase suspend mode, current draw is the sum of I_{CCES} and I_{CCR}.
- Block Erases, Word/Byte Writes, and Lock Block operations are inhibited when V_{PP} = V_{PPL} and not guaranteed in the range between V_{PPH} and V_{PPL}.
- 4. Automatic Power Saving (APS) reduces I_{CCR} to less than 2 mA in Static operation.
- 5. CMOS Inputs are either V_{CC} ± 0.2 V or GND ± 0.2 V. TTL Inputs are either V_{IL} or V_{IH} .

7-90 **SHARP**

5.6 AC Characteristics - Read Only Operations (1)

 $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}, T_{A} = 0 ^{\circ}\text{C to} + 70 ^{\circ}\text{C}$

	Versions ⁽⁵⁾		LH28F0	16SA-120	LH28F0	16SA-150	11
Symbol	Parameter	Notes	Min	Max	Min	Max	Units
t _{AVAV}	Read Cycle Time		120		150		ns
t _{AVEL}	Address Setup to CE# Going Low	3,4	10		10		ns
tavgl	Address Setup to OE# Going Low	3,4	0		0		ns
t _{AVQV}	Address to Output Delay			120		150	ns
t _{ELQV}	CE# to Output Delay	2		120		150	ns
t _{PHQV}	RP# High to Output Delay			620		750	ns
t _{GLQV}	OE# to Output Delay	2		45		50	ns
t _{ELQX}	CE# to Output in Low Z	3	0		0		ns
t _{EHQZ}	CE# to Output in High Z	3		50		55	ns
t _{GLQX}	OE# to Output in Low Z	3	0		0		ns
tGHQZ	OE# to Output in High Z	3		30		40	ns
t _{OH}	Output Hold from Address, CE# or OE# Change, Whichever Occurs First	3	0		0		ns
t _{FLQV}	BYTE# to Output Delay	3		120		150	ns
t _{FLQZ}	BYTE# Low to Output in High Z	3		30		40	ns
telfl telfh	CE# Low to BYTE# High or Low	3		5		5	ns

5.6 AC Characteristics - Read Only Operations (1) (Continued)

 $V_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V}, T_A = 0 \text{ °C to } +70 \text{ °C}$

v	ersions ⁽⁵⁾	VCC ± 5%	LH28F01	6SA-070 ⁽⁶⁾	 				
•		VCC ± 10%			LH28F01	6SA-080 ⁽⁷⁾	LH28F01	6SA-100 ⁽⁶⁾	Units
Symbol	Parameter	Notes	Min	Max	Min	Max	Min	Max	
t _{AVAV}	Read Cycle Time		70		80		100		ns
tavel	Address Setup to CE# Going Low	3,4	10		10		10		ns
tavgl	Address Setup to OE# Going Low	3,4	0		0		0		ns
t _{AVQV}	Address to Output Delay			70		80		100	ns
t _{ELQV}	CE# to Output Delay	2		70		80		100	ns
t _{PHQV}	RP# to Output Delay			400		480		550	ns
tGLQV	OE# to Output Delay	2		30		35		40	ns
t _{ELQX}	CE# to Output in Low Z	3	0		0		0		ns
t _{EHQZ}	CE# to Output in High Z	3		25		30		35	ns
t _{GLQX}	OE# to Output in Low Z	3	0		0		0		ns
t _{GHQZ}	OE# to Output in High Z	3		25		30		35	ns
t _{OH}	Output Hold from Address, CE# or OE# Change, Whichever Occurs First	3	0		0		0		ns
t _{ELQV} t _{FHQV}	BYTE# to Output Delay	3		70		80		100	ns
t _{FLQZ}	BYTE# Low to Output in High Z	3		25		30		30	ns
t _{ELFL} t _{ELFH}	CE# Low to BYTE# High or Low	3		5		5		5	ns

NOTES:

- 1. See AC Input/Output Reference Waveforms for timing measurements, Figures 5 and 6.
- 2. OE# may be delayed up to t_{ELQV} t_{GLQV} after the falling edge of CE# without impact on t_{ELQV} .
- 3. Sampled, not 100% tested.
- 4. This timing parameter is used to latch the correct BSR data onto the outputs.
- 5. Device Speeds are defined as:
 - 70/80 ns at V $_{\rm CC}$ = 5.0 V equivalent to 120 ns at V $_{\rm CC}$ = 3.3 V 100 ns at V $_{\rm CC}$ = 5.0 V equivalent to 150 ns at V $_{\rm CC}$ = 3.3 V
- 6. See AC Input/Output Reference Waveforms and AC Testing Load Circuits for High Speed Test Configuration.
- 7. See Standard AC Input/Output Reference Waveforms and AC Testing Load Circuit.

7-92 **SHARP**




Figure 10. Read Timing Waveforms




Figure 11. BYTE# Timing Waveforms

7-94 SHARP

5.7 Power-Up and Reset Timings




Figure 12. V_{CC} Power-Up and RP# Reset Waveforms

Symbol	Parameter	Note	Min	Max	Unit
t _{PLYL} t _{PLYH}	RP# Low to 3/5 # Low (High)		0		μs
t _{YLPH} t _{YHPH}	3/5# Low (High) to RP # High	1	2		μs
t _{PL5V} t _{PL3V}	RP# Low to V _{CC} at 4.5V Minimum (to V _{CC} at 3.0V min or 3.6V max)	2	0		μs
t _{AVQV}	Address Valid to Data Valid for V _{CC} = 5V ± 10%	3		80	ns
t _{PHQV}	RP# High to Data Valid for $V_{CC} = 5V \pm 10\%$	3		480	ns

NOTES:

CE0#, CE1#, and OE# are switched low after Power-Up.

- 1. Minimum of 2 μs is required to meet the specified $t_{\mbox{\scriptsize PHQV}}$ times.
- 2. The power supply may start to switch concurrently with RP# going Low.
- 3. The address access time and RP# high to data valid time are shown for 5 V V_{CC} operation. Refer to the AC Characteristics Read Only Operations 3.3 V V_{CC} operation and all other speed options.

5.8 AC Characteristics for WE# - Controlled Command Write Operations $^{(1)}$

 $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}, T_A = 0^{\circ}\text{C to} + 70^{\circ}\text{C}$

	Versions		LH28	3F016S	\-120	LH28	3F016S	A-150	Unit
Symbol	Parameter	Notes	Min	Тур	Max	Min	Тур	Max	Unit
t _{AVAV}	Write Cycle Time		120			150			ns
t _{VPWH}	V _{PP} Setup to WE# Going High	3	100			100			ns
t _{PHEL}	RP# Setup to CE# Going Low		480			480			ns
t _{ELWL}	CE# Setup to WE# Going Low		10			10			ns
t _{AVWH}	Address Setup to WE# Going High	2,6	75			75			ns
t _{DVWH}	Data Setup to WE# Going High	2,6	75			75			ns
t _{WLWH}	WE# Pulse Width		75			75			ns
t _{WHDX}	Data Hold from WE# High	2	10			10			ns
twhax	Address Hold from WE# High	2	10			10			ns
t _{WHEH}	CE# Hold from WE# High		10			10			ns
twhel	WE# Pulse Width High		45			75			ns
t _{GHWL}	Read Recovery before Write		0			0			ns
twhrl	WE# High to RY/BY# Going Low				100			100	ns
t _{RHPL}	RP# Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY# High	3	0			0			ns
t _{PHWL}	RP# High Recovery to WE# Going Low		1			1			μs
twHGL	Write Recovery before Read		95			120			ns
t _{QVVL}	V _{PP} Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY# High		0			0			μs
t _{WHQV} 1	Duration of Word/Byte Write Operation	4,5	5	9		5	9		μs
t _{WHQV} 2	Duration of Block Erase Operation	4	0.3			0.3			s

7-96 SHARP

AC Characteristics for WE# - Controlled Command Write Operations (1) (Continued)

 $V_{CC} = 5.0 \pm 0.5 \text{ V}, T_A = 0 \text{ °C to } + 70 \text{ °C}$

	Versions	Vcc ± 5%	LH28	F016S	A -070	11100	T04.00	A 000	LUCC	F0400	A 400	11-2
0	B	VCC ± 10%		-		1					A-100	Unit
Symbol	Parameter	Notes	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
t _{AVAV}	Write Cycle Time		70			80			100			ns
t _{VPWH}	V _{PP} Setup to WE# Going High	3	100			100			100			ns
t _{PHEL}	RP# Setup to CE# Going Low		480			480			480			ns
t _{ELWL}	CE# Setup to WE# Going Low		0			0			0			ns
tavwh	Address Setup to WE# Going High	2,6	50			50			50			ns
t _{DVWH}	Data Setup to WE# Going High	2,6	50			50			50			ns
twLwH	WE# Pulse Width		40			50			50			ns
t _{WHDX}	Data Hold from WE# High	2	0			0			0			ns
t _{WHAX}	Address Hold from WE# High	2	10			10			10			ns
t _{WHEH}	CE# Hold from WE# High		10			10			10			ns
t _{WHWL}	WE# Pulse Width High		30			30			50			ns
t _{GHWL}	Read Recovery before Write		0			0			0			ns
t _{WHRL}	WE# High to RY/BY# Going Low				100			100			100	ns
[†] RHPL	RP# Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY# High	3	0			0			0			ns
t _{PHWL}	RP# High Recovery to WE# Going Low		1			1			1			μs
twhgL	Write Recovery before Read		60			65			80			ns
tqvvl	V _{PP} Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY# High		0			0			0			μs
t _{WHQV} 1	Duration of Word/Byte Write Operation	4,5	4.5	6		4.5	6		4.5	6		μs
t _{WHQV} 2	Duration of Block Erase Operation	4	0.3			0.3			0.3			s

NOTES:

CE# is defined as the latter of CE0# or CE1# going Low or the first of CE0# or CE1# going High.

- 1. Read timing during write and erase are the same as for normal read.
- 2. Refer to command definition tables for valid address and data values.
- 3. Sampled, but not 100% tested.
- 4. Write/Erase durations are measured to valid Status Register (CSR) Data.
- Word/Byte write operations are typically performed with 1 Programming Pulse.
- 6. Address and Data are latched on the rising edge of WE# for all Command Write operations.




Figure 13. AC Waveforms for Command Write Operations

NOTES:

- 1. This address string depicts Data-Write/Erase cycles with corresponding verification via ESRD.
- 2. This address string depicts Data-Write/Erase cycles with corresponding verification via CSRD.
- 3. This cycle is invalid when using CSRD for verification during Data-Write/Erase operations.
- 4. CE_X # is defined as the latter of CE_0 # or CE_1 # going Low or the first of CE_0 # or CE_1 # going High.
- 5. RP# low transition is only to show t_{RHPL} ; not valid for above Read and Write cycles.

7-98 **SHARP**

5.9 AC Characteristics for CE# - Controlled Command Write Operations $^{(1)}$

 $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}, T_A = 0 ^{\circ}\text{C} \text{ to } 70 ^{\circ}\text{C}$

	Versions			3F016S	\-120	LH2			
Symbol	Parameter	Notes	Min	Тур	Max	Min	Тур	Max	Unit
tavav	Write Cycle Time		120			150			ns
t _{PHWL}	RP# Setup to WE# Going Low		480			480			ns
t _{VPEH}	V _{PP} Setup to CE# Going High	3	100			100			ns
t _{WLEL}	WE# Setup to CE# Going Low		0			0			ns
t _{AVEH}	Address Setup to CE# Going High	2,6	75			75			ns
t _{DVEH}	Data Setup to CE# Going High	2,6	75			75			ns
t _{ELEH}	CE# Pulse Width		75			75			ns
t _{EHDX}	Data Hold from CE# High	2	10			10			ns
t _{EHAX}	Address Hold from CE# High	2	10			10			ns
t _{EHWH}	WE# Hold from CE# High		10			10			ns
tehel	CE# Pulse Width High		45			75			ns
tGHEL	Read Recovery before Write		0			0			ns
t _{EHRL}	CE# High to RY/BY# Going Low		0		100			100	ns
t _{RHPL}	RP# Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY# High	3	0			0			ns
t _{PHEL}	RP# High Recovery to CE# Going Low		1			1			μs
t _{EHGL}	Write Recovery before Read		95			120			ns
t _{QVVL}	VPP Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY# High		0			0			μs
t _{EHQV} 1	Duration of Word/Byte Write Operation	4,5	5	9		5	9		μs
t _{EHQV} 2	Duration of Block Erase Operation	4	0.3			0.3			S

AC Characteristics for CE# - Controlled Command Write Operations (1) (Continued)

 V_{CC} = 5.0 V ± 0.5 V, T_A = 0°C to 70°C

	Versions	VCC ± 5%	LH28	F016S	A- 070							
		VCC ± 10%				LH28F016SA-080			LH28	F016S	A-100	Unit
Symbol	Parameter	Notes	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
tavav	Write Cycle Time		70			80			100			ns
t _{PHWL}	RP# Setup to WE# Going Low	3	480			480			480			ns
t _{VPEH}	V _{PP} Setup to CE# Going High	3	100			100			100			ns
t _{WLEL}	WE# Setup to CE# Going Low		0			0			0			ns
t _{AVEH}	Address Setup to CE# Going High	2,6	50			50			50			ns
t _{DVEH}	Data Setup to CE# Going High	2,6	50			50			50			ns
t _{ELEH}	CE# Pulse Width		40			50			50			ns
t _{EHDX}	Data Hold from CE# High	2	0			0			0			ns
t _{EHAX}	Address Hold from CE# High	2	10			10			10			ns
t _{EHWH}	WE# Hold from CE# High		10			10			10			ns
t _{EHEL}	CE# Pulse Width High		30			30			50			ns
t _{GHEL}	Read Recovery before Write		0			0			0			ns
t _{EHRL}	CE# High to RY/BY# Going Low				100			100			100	ns
t _{RHPL}	RP# Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY# High	3	0			0			0			ns
tpHEL	RP# High Recovery to CE# Going Low		1			1			1			μs
tEHGL	Write Recovery before Read		60			65			80			ns
t _{QVVL}	V _{PP} Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY# High		0			0			0			μs
t _{EHQV} 1	Duration of Word/Byte Write Operation	4,5	4.5	6		4.5	6		4.5	6		μs
t _{EHQV} 2	Duration of Block Erase Operation	4	0.3			0.3			0.3			s

NOTES:

CE# is defined as the latter of CE0# or CE1# going Low or the first of CE0# or CE1# going High.

- 1. Read timing during write and erase are the same as for normal read.
- 2. Refer to command definition tables for valid address and data values.
- 3. Sampled, but not 100% tested.
- 4. Write/Erase durations are measured to valid Status Data.
- 5. Word/Byte write operations are typically performed with 1 Programming Pulse.
- 6. Address and Data are latched on the rising edge of CE# for all Command Write Operations.

7-100 **SHARP**




Figure 14. Alternate AC Waveforms for Command Write Operations

NOTES:

- 1. This address string depicts Data-Write/Erase cycles with corresponding verification via ESRD.
- 2. This address string depicts Data-Write/Erase cycles with corresponding verification via CSRD.
- 3. This cycle is invalid when using CSRD for verification during Data-Write/Erase operations.
- 4. CE_X# is defined as the latter of CE₀# or CE₁# going Low or the first of CE₀# or CE₁# going High.
- 5. RP# low transition is only to show t_{RHPL} ; not valid for above Read and Write cycles.

5.10 AC Characteristics for Page Buffer Write Operations (1)

 V_{CC} = 3.3 V ± 0.3 V, T_A = 0°C to + 70°C

	Versions	LH28	3F016SA	\-120	LH28				
Symbol	Parameter	Notes	Min	Тур	Max	Min	Тур	Max	Unit
tavav	Write Cycle Time		120			150			ns
t _{ELWL}	CE# Setup to WE# Going Low		10			10			ns
tavwl	Address Setup to WE# Going Low	3	0			0			ns
t _{DVWH}	Data Setup to WE# Going High	2	75			50			ns
twLwH	WE# Pulse Width		75			75			ns
twHDX	Data Hold from WE# High	2	10			10			ns
twhax	Address Hold from WE# High	2	10			10			ns
twheh	CE# Hold from WE# High		10			10			ns
twHWL	WE# Pulse Width High		45			75			ns
tGHWL	Read Recovery before Write		0			0			ns
twHGL	Write Recovery before Read		95			120			ns

V_{CC} = 5.0 V \pm 0.5 V, T_A = 0°C to + 70°C

Versions		LH28F016SA-070			LH28F016SA-080			LH28F016SA-100				
Symbol	Parameter	Notes	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
tavav	Write Cycle Time		70			80			100			ns
tELWL	CE# Setup to WE# Going Low		0			0			0			ns
t _{AVWL}	Address Setup to WE# Going Low	3	0			0			0			ns
tovwh	Data Setup to WE# Going High	2	50			50			50			ns
twLwH	WE# Pulse Width		40			50			50			ns
twhox	Data Hold from WE# High	2	0			0			0			ns
twhax	Address Hold from WE# High	2	10			10			10			ns
twheh	CE# Hold from WE# High		10			10			10			ns
twHwL	WE# Pulse Width High		30			30			50			ns
tGHWL	Read Recovery before Write		0			0			0			ns
twHGL	Write Recovery before Read		60			65			80			ns

NOTES:

CE# is defined as the latter of CE0# or CE1# going Low or the first of CE0# or CE1# going High.

- 1. These are WE#-controlled write timings, equivalent CE#-controlled write timings apply.
- 2. Sampled, but not 100% tested.
- 3. Address must be valid during the entire WE# Low pulse.

7-102 **SHARP**




Figure 15. Page Buffer Write Timing Waveforms

5.11 Erase and Word/Byte Write Performance (3)

 V_{CC} = 3.3 V ± 0.3 V, T_{A} = 0°C to + 70°C

Symbol	Parameter	Notes	Min	Typ(1)	Max	Units	Test Conditions
t _{WHRH} 1	Word/Byte Write Time	2		9		μs	
t _{WHRH} 2	Block Write Time	2		0.6	2.1	S	Byte Write Mode
t _{WHRH} 3	Block Write Time	2		0.3	1.0	S	Word Write Mode
	Block Erase Time	2		0.8	10	S	
	Full Chip Erase Time	2		25.6		s	

V_{CC} = 5.0 V \pm 0.5 V, T_A = 0°C to + 70°C


Symbol	Parameter	Notes	Min	Typ ⁽¹⁾	Max	Units	Test Conditions
t _{WHRH} 1	Word/Byte Write Time	2		6		μs	
t _{WHRH} 2	Block Write Time	2		0.4	2.1	s	Byte Write Mode
t _{WHRH} 3	Block Write Time	2		0.2	1.0	s	Word Write Mode
	Block Erase Time	2		0.6	10	s	
	Full Chip Erase Time	2		19.2		s	

NOTES:

- 1. 25° C, $V_{PP} = 12.0$ V.
- 2. Excludes System-Level Overhead.
- 3. These performance numbers are valid for all speed versions.

7-104 **SHARP**

PACKAGE DIAGRAM



56-Lead TSOP (Type I)

ORDERING INFORMATION

