

T-52-33-90

LH5045 CMOS Real Time Clock LSI

Description


The LH5045 is a CMOS real time clock LSI for microprocessor with time and calendar data I/O facilities.

It may be accessed to read/write in the same way as static memory.


Features

1. On-chip counter for real-time (hour: minute: second) and date (day, date, month, year).
2. 4-bit parallel I/O data in BCD.
3. Automatic leap year processing.
4. Switchable between 24-hour clock and 12-hour with AM/PM clock.
5. Battery backup capability.
5. Alarm feature.
6. 18-pin dual-in-line package.

Pin Connections



Block Diagram



SHARP

■ Absolute Maximum Ratings

(Ta=25°C)

Parameter	Symbol	Rating	Unit
Supply voltage	V _{DD}	-0.3 to +6	V
Input voltage	V _I	-0.3 to V _{DD} +0.3	V
Output voltage	V _O	-0.3 to V _{DD} +0.3	V
Operating temperature	T _{opr}	-10 to +70	°C
Storage temperature	T _{stg}	-55 to +150	°C

■ Operating Conditions

Parameter	Symbol	MIN.	TYP.	MAX.	Unit
Supply voltage	V _{DD}	4.5		5.5	V
Data holding voltage	V _{DH}	2.2		5.5	V
Crystal frequency	f _{xt}		32.768		kHz

■ DC Characteristics

(V_{DD}=5V±5%, Ta=25°C)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	Note
Input "High" voltage	V _{IH1}		2.0			V	1
	V _{IH2}		V _{DD} -0.5			V	2
Input "Low" voltage	V _{IL}				0.8	V	
Output "Low" voltage	V _{OL}	I _{OL} =2mA			0.4	V	4
Input "High" current	I _{IH}	V _I =5V			1	μA	3
Input "Low" current	I _{IL}	V _I =0V	-100			μA	3
Off leakage current (D ₀ -D ₃ inputs)	I _{LIH} /I _{LIL}	V _I =5V			5	μA	
		V _I =0V	-5				
Current consumption	I _{DD}	V _{DD} =5V		30	120	μA	
		V _{DD} =3V		5	20		

Note 1 : Applied to pins CS₂, WR, RD, A₀-A₃, and D₀-D₃ pins.Note 2 : Applied to pins CS₁/TEST pinNote 3 : Applied to pins A₀-A₃, RD, WR, CS₂, and CS₁/TEST pins.Note 4 : Applied to pins D₀-D₃, TP/ALRM, and BSY pins.

■ AC Characteristics

(V_{DD}=5V±5%, Ta=-10 to +70°C)

Parameter	Symbol	MIN.	TYP.	MAX.	Unit
Address setup time	t _{AS}	0.1			μs
Address hold time	t _{AH}	0.2			μs
RD/WR pulse width	t _W	1.4			μs
Read access time	t _{RA}			*	μs
Read data hold time	t _{RH}			0.4	μs
Write data setup time	t _{WS}	0.35			μs
Write data hold time	t _{WH}	0			μs

*t_{RA}=1 μs+CR. ln[V_{DD}/(V_{DD}-V_{IH})]

C: Wiring stray capacity on data bus lines

R: Pull-up resistor

V_{IH}: MAX. input high voltage for devices connected to data bus lines.


ln: Natural logarithm



SHARP

Pin Descriptions

(1) OSC, $\overline{\text{OSC}}$ pin



(2) CS_1/TEST pin (active High) (normally used at High level.)


This pin accepts a test clock signal or a power-down detection signal. It should normally be connected to the power-down detector output.

(3) CS_2 pin (active Low)

This pin accepts a Chip Select signal for the device.

(4) BSY pin (active Low)

This pin provides an internal device status signal. Device's internal counters are incrementing when this pin is at Low. If the device is to be accessed without using this pin, read access must be attempted twice consecutively so that only matched data be taken as read data; write access should always be followed by read access to verify write data integrity.



(5) $\text{A}_0\text{-A}_3$ $\text{D}_0\text{-D}_3$ pins (active High)

Pins $\text{A}_0\text{-A}_3$ are address inputs; $\text{D}_0\text{-D}_3$ are data I/O pins.

(6) RD pin (active Low)

This pin accepts an RD signal. Data is output from an internal counter or register selected by address information to the data I/O pins while the RD pin is kept at Low. This output operation should, as a rule, be executed when the BSY signal is at High.


(7) WR pin (active Low)

When the time counter or register requires initial preset or correction, the WR signal applied to this pin should be set to Low to write time data. This input operation should, as a rule, be executed when the BSY signal is at High.

(8) TP/ALRM pin (ALRM active Low)

This pin serves as both Timing Pulse output and Alarm On signal output. The Timing Pulse (TP) may be selected from four frequencies (duty 50%) by setting the TP register:

The active-Low Alarm On signal is asserted when the realtime clock data matches the Alarm-On register value. Whether or not the coincidence signal is to be output to the TP/ALRM pin can be controlled by setting (output enable) or resetting (output disable) the AL bit of the Mode register. When the AL bit is reset, this pin always provides Timing Pulse.



Any of the alarm registers may be masked from comparison. For example, if the Day register is masked, alarm can be activated every day. The following table shows the mask bit status.

Function Table

Address in hex.	MODE 0								MODE 1							
	Address input pins				Contents	Data I/O pins				Contents	Data I/O pins					
	A ₃	A ₂	A ₁	A ₀		D ₃	D ₂	D ₁	D ₀		D ₃	D ₂	D ₁	D ₀		
0	0	0	0	0	S ₁ counter	○	○	○	○	—	×	×	×	×		
1	0	0	0	1	S ₁₀ counter	×	○	○	○	—	×	×	×	×		
2	0	0	1	0	Mi ₁ counter	○	○	○	○	Alarm ON Mi ₁ register	○	○	○	○		
3	0	0	1	1	Mi ₁₀ counter	×	○	○	○	Alarm ON Mi ₁₀ register	×	○	○	○		
4	0	1	0	0	H ₁ counter	○	○	○	○	Alarm ON H ₁ register	○	○	○	○		
5	0	1	0	1	H ₁₀ counter	×	■	▲	○	Alarm ON H ₁₀ register	×	×	○	○		
6	0	1	1	0	W counter	×	○	○	○	Alarm ON W register	×	○	○	○		
7	0	1	1	1	D ₁ counter	○	○	○	○	—	×	×	×	×		
8	1	0	0	0	D ₁₀ counter	◎	◎	○	○	—	×	×	×	×		
9	1	0	0	1	MO ₁ counter	○	○	○	○	—	×	×	×	×		
A	1	0	1	0	MO ₁₀ counter	×	×	×	○	—	×	×	×	×		
B	1	0	1	1	Y ₁ counter	○	○	○	○	—	×	×	×	×		
C	1	1	0	0	Y ₁₀ counter	○	○	○	○	—	×	×	×	×		
D	1	1	0	1	MODE register	×	SP	AL	M	MODE register	×	SP	AL	M		
E	1	1	1	0	TEST register	T ₃	T ₂	T ₁	T ₀	TEST register	T ₃	T ₂	T ₁	T ₀		
F	1	1	1	1	TP register	×	×	P ₁	P ₀	TP register	×	×	P ₁	P ₀		

Note 1 : Mark "○" in the data I/O pin columns indicates valid bits.

Mark "×" in the same columns indicates invalid bits, which are set at Low when read.

D ₂	D ₁	Contents
0	0	AM for 12H clock
0	1	PM for 12H clock
1	0	(00-19) hour for 24H clock
1	1	(20-23) hour for 24H clock

Note 2 : The bit marked "■" is used for selecting 12/24-hour clocks.

The bit marked "▲" is used to select AM/PM for 12 hour clocks, and as the tens digit data bit for 24-hour clock.

Year	D ₃	D ₂	Remainder of (year ÷ 4)
Dominical year	0	0	0
ERA3	0	1	3
ERA2	1	0	2
ERA1	1	1	1

Note 3 : The bits marked "◎" are used to select leap year.

Note 4 : The MODE, TEST, and TP registers are write-only registers. All bits will be set at Low if they are read.

Day of the week	W counter
Sunday	0
Monday	1
⋮	⋮
Saturday	6


Note 5 : Day of the week is given by a number from 0 to 6.




SHARP

Register Contents


(1) Mode register



(2) Test register



(3) TP register



Note : If any one of bits of this Test register is set to 1 at power on, the device will enter the Test mode. Be sure to reset all bits to (0000) to clear the Test mode.

(4) Alarm register


(To set each bit inactivates corresponding bit of the register.)

Alarm register name	Mask status				Interval output (AL=1)		
	D ₃	D ₂	D ₁	D ₀			
Day of the week	X	1	1	1	Daily	Hourly	Interval of 10 minutes
Hour (tens digit)	X	1*	X	X			
Hour (ones digit)	1	1	1	1			
Minutes (tens digit)	X	1	1	1	Usually output Low level		
Minutes (ones digit)	1	1	1	1			


Note: For the tens digit register of hour, bit D₂ is used for masked (1) and unmasked (0) control.
X : Don't care

Timing Diagram



(1) Write Mode (CS₁=H)



SHARP

(2) Read Mode ($CS_1=H$)

Basic Connection Diagram

Power Switching Circuit Examples
(Example 1)

(Example 2)

