

LH5080

Z80 CMOS CPU Central Processing Unit

Description

The LH5080 is a Z80 CPU fabricated with CMOS silicon-gate process technology and is compatible with the conventional Z80 NMOS CPU (LH0080).

Due to the CMOS static structure, it provides low power consumption and large operating margin.

The power save mode can be obtained with a software control on the models suffixed with "L".


Features

1. Z80 CMOS CPU
2. Compatible with the Z80 NMOS CPU (LH0080)
3. 158 instructions
4. 22 registers
5. 3 modes of maskable interrupt and a nonmaskable interrupt
6. Instruction fetch cycle $1.6 \mu\text{s}/1.0 \mu\text{s}$
7. Single +5V power supply and single phase clock
8. All inputs and outputs except clock input fully TTL compatible
9. Fully static operation DC to 2.5MHz/DC to 4MHz
10. Low power consumption
11. Power save mode (L suffix)
12. 40-pin DIP (DIP40-P-600)
- 44-pin QFP (QFP44-P-1010A)


Note: The Z80 CMOS CPU (LH5080) is compatible with the Z80 NMOS CPU (LH0080). So there is no description here about the pins, CPU registers, architecture, interrupts, basic timings, and instruction sets. Refer back to the Z80 NMOS CPU described earlier.

Pin Connections

LH5080/LH5080L/LH5080A/LH5080AL




LH5080M/LH5080LM/LH5080AM/LH5080ALM



Top View

SHARP

Block Diagram



Ordering Information

LH5080 X X X

Package

Blank: 40-pin DIP (DIP40-P-600)

M: 44-pin QFP (QFP44-P-1010A)

Power save mode

Blank: No power save

L: Power save

Clock frequency

Blank: 2.5MHz

A: 4MHz

Model No.

SHARP

■ Absolute Maximum Ratings

Parameter	Symbol	Ratings	Unit
Supply voltage	V_{CC}	-0.3 to +7.0	V
Input voltage	V_{IN}	-0.3 to $V_{CC}+0.3$	V
Output voltage	V_{OUT}	-0.3 to $V_{CC}+0.3$	V
Operating temperature	T_{opr}	0 to +70	°C
Storage temperature	T_{stg}	-65 to +150	°C

■ DC Characteristics


($V_{CC}=5V\pm 10\%$, $T_a=0$ to +70°C)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	Note
Clock input low voltage	V_{ILC}		-0.3		0.45	V	
Clock input high voltage	V_{IHC}		$V_{CC}-0.6$		$V_{CC}+0.3$	V	
Input low voltage	V_{IL}		-0.3		0.8	V	
Input high voltage	V_{IH}		2.4		V_{CC}	V	
Output low voltage	V_{OL}	$I_{OL}=1.8mA$			0.4	V	
Output high voltage	V_{OH}	$I_{OH}=-250\mu A$ $I_{OH}=-50\mu A$	2.4 $V_{CC}-0.4$			V	
Current consumption	I_{CC}	$V_{IL}=0.4V, V_{IH}=V_{CC}-0.4V$ Outputs open	LH5080/L LH5080A/AL	10 15	15 20	mA	1 2
Input leakage current	$ I_{LI} $	$V_{IN}=0V, V_{CC}$			10	μA	3
3-state output leakage current	$ I_{LOH} $	$V_{OUT}=V_{CC}$			10	μA	4
3-state output leakage current	$ I_{LOL} $	$V_{OUT}=0V$			10	μA	4
Data bus leakage current	$ I_{LD} $	$0\leq V_{IN}\leq V_{CC}$			10	μA	
Current consumption in PS mode (LH5080L/LH5080LM)	I_{CCPS}	$V_{IH}=0V, V_{CC}$ Outputs open	LH5080L LH5080AL	50 80	150 200	μA	1 2


Note 1: $T_c=400ns$

Note 2: $T_c=250ns$


Note 3-(1): For $|I_{LI}|$ Specification, see below circuits of INT pin.




Note 3-(2): For $|I_{LI}|$ Specification, see below circuits of WAIT, NMI and BUSRQ.



Note 3 and 4: For $|I_{LI}|$, $|I_{LOH}|$ and $|I_{LOL}|$ Specifications, see below circuit of D_0-D_7 pins.



Note 4: For $|I_{LOH}|$ and $|I_{LOL}|$ Specifications, see below circuit of A_0-A_{15} pins.



■ Capacitance

($f=1MHz$, $T_a=25^\circ C$)

Parameter	Symbol	Conditions	MAX.	Unit
Clock capacitance	C_{CLOCK}	Unmeasured pins returned to ground	5	pF
Input capacitance	C_{IN}		6	pF
Output capacitance	C_{OUT}		10	pF

■ AC Characteristics

(V_{CC}=5V±10%, T_a=0 to +70°C)

No.	Parameter	Symbol	LH5080		LH5080A		Unit
			MIN.	MAX.	MIN.	MAX.	
1	Clock cycle time	T _c	400*		250*		ns
2	Clock pulse high width	T _{wCh}	180*		110*		ns
3	Clock pulse low width	T _{wCl}	180		110		ns
4	Clock fall time	T _{fC}		30		30	ns
5	Clock rise time	T _{rC}		30		30	ns
6	Clock ↑ to address valid delay	T _{dCr} (A)		145		110	ns
7	Address valid to MREQ ↓ delay	T _{dA} (MREQf)	125*		65*		ns
8	Clock ↓ to MREQ ↓ delay	T _{dCf} (MREQf)		100		85	ns
9	Clock ↑ to MREQ ↑ delay	T _{dCr} (MREQr)		100		85	ns
10	MREQ pulse high width	T _{wMREQh}	170*		110*		ns
11	MREQ pulse low width	T _{wMREQl}	360*		220*		ns
12	Clock ↓ to MREQ ↑ delay	T _{dCf} (MREQr)		100		85	ns
13	Clock ↓ to RD ↓ delay	T _{dCf} (RDf)		130		95	ns
14	Clock ↑ to RD ↑ delay	T _{dCr} (RD _r)		100		85	ns
15	Data setup time to clock ↑	T _{sD} (Cr)	50		35		ns
16	Data hold time after RD ↑	T _{hD} (RD _r)	15		15		ns
17	WAIT setup time to clock ↓	T _{sWAIT} (Cf)	70		70		ns
18	WAIT hold time after clock ↓	T _{hWAIT} (Cf)	15		15		ns
19	Clock ↑ to M ₁ ↓ delay	T _{dCr} (M ₁ f)		130		100	ns
20	Clock ↑ to M ₁ ↑ delay	T _{dCr} (M ₁ r)		130		100	np
21	Clock ↑ to RFSH ↓ delay	T _{dCr} (RFSHf)		180		130	ns
22	Clock ↑ to RFSH ↑ delay	T _{dCr} (RFSHr)		150		120	ns
23	Clock ↓ to RD ↑ delay	T _{dCf} (RD _r)		110		85	ns
24	Clock ↑ to RD ↓ delay	T _{dCr} (RDf)		100		85	ns
25	Data setup to clock ↑ during M ₂ , M ₃ , M ₄ or M ₅ cycles	T _{sD} (Cf)	60		50		ns
26	Address stable prior to IORQ ↓	T _{dA} (IORQf)	320*		180*		ns
27	Clock ↑ to IORQ ↓ delay	T _{dCr} (IORQf)		90		75	ns
28	Clock ↓ to IORQ ↑ delay	T _{dCf} (IORQr)		110		85	ns
29	Data stable prior to WR ↓ (memory cycle)	T _{dDm} (WRf)	190*		80*		ns
30	Clock ↓ to WR ↓ delay	T _{dCf} (WRf)		90		80	ns
31	WR pulse width	T _{wWR}	360*		220*		ns
32	Clock ↓ to WR ↑ delay	T _{dCf} (WRr)		100		80	ns
33	Data stable prior to WR ↓ (I/O cycle)	T _{dDi} (WRf)	20*		-10*		ns
34	Clock ↑ to WR ↓ delay	T _{dCr} (WRf)		80		65	ns
35	Data stable from WR ↑	T _{dWRr} (D)	120*		60*		ns
36	Clock ↓ to HALT ↑	T _{dCf} (HALT)		300		300	ns
37	NMI pulse width	T _{wNMI}	80		80		ns
38	BUSREQ setup time to clock ↑	T _{sBUSRQ} (Cr)	80		50		ns
39	BUSREQ hold time after clock ↑	T _{hBUSRQ} (Cr)	15		15		ns
40	Clock ↑ to BUSACK ↓ delay	T _{dCr} (BUSAKf)		120		100	ns
41	Clock ↓ to BUSACK ↑ delay	T _{dCf} (BUSAKr)		110		100	ns
42	Clock ↑ data float delay	T _{dCr} (Dz)		90		90	ns
43	Clock ↑ to control output float delay (MREQ, IORQ, RD, and WR)	T _{dCr} (CTz)		110		80	ns

↑ Rising edge, ↓ Falling edge.

SHARP

No.	Parameter	Symbol	LH5080		LH5080A		Unit
			MIN.	MAX.	MIN.	MAX.	
44	Clock ↑ to address float delay	TdCr (Az)		110		90	ns
45	MREQ ↑, IORQ ↑, RD ↑, and WR ↑ to address hold time	TdCTr (A)	160 *		80 *		ns
46	RESET to clock ↑ setup time	TsRESET (Cr)	90		60		ns
47	Clock ↑ to RESET hold time	ThRESET (Cr)	15		15		ns
48	INT to clock ↑ setup time	TsINTf (Cr)	80		80		ns
49	Clock ↑ to INT hold time	ThINTr (Cr)	15		15		ns
50	MI ↓ to IORQ ↓ delay	TdMIf (IORQf)	920 *		565 *		ns
51	Clock ↓ to IORQ ↓ delay	TdCf (IORQf)		110		85	ns
52	Clock ↑ to IORQ ↑ delay	TdCf (IORQr)		100		85	ns
53	Clock ↓ to data valid delay	TdCf (D)		230		150	ns

↑ Rising edge, ↓ Falling edge
* For clock periods other than the minimums shown in the table, calculate parameters using the expressions in the table below

Footnotes to AC Characteristics

No.	Symbol	Formula
1	TcC	TwCh + TwCl + TrC + TfC
2	TwCh	MAX. 200 μs
7	TdA (MREQf)	TwCh + TfC - 75
10	TwMREQh	TwCh + TfC - 30
11	TwMREQ1	TcC - 40
26	TdA (IORQf)	TcC - 80
29	TdD (WRf)	TcC - 210
31	TwWR	TcC - 40
33	TdD (WRf)	TwCl + TrC - 180
35	TdWRr (D)	TwCl + TrC - 80
45	TdCTr (A)	TwCl + TrC - 40
50	TdMIf (IORQf)	2TcC + TwCh + TfC - 80

AC Test Conditions

- Input voltage amplitude : 0.4V to 2.8V
- Input judge level : 0.8V and 2.0V
- Clock input voltage amplitude : 0.4V to Vcc - 0.6V
- Output judge level : 0.8V and 2.0V
- Input signal rise and fall time : 10 ns
- Output load : ITTL + 100 pF


Power Save Function

The LH5080L series features the power save (PS) function. After a HALT instruction has been executed, the internal clock signal is automatically cut off to bring the CPU into the halt mode.

(1) PS mode setting

With a HALT instruction executed, the PS mode will be automatically established. In this mode, the internal clock signal is cut off to save the power consumed for the clock signal operation. Cutting an external clock signal does not give any problem inside, therefore, in this mode. To cut off the external clock, it is possible to utilize the rise timing of a $\overline{\text{HALT}}$ signal output. It should be noted, however, that this timing cannot be used to restart the external clock.

In the PS mode, the bus request ($\overline{\text{BUSRQ}}$) is not accepted and the memory refresh is not done, either.



(2) PS mode clear



The PS mode is cleared by any of the following: reset (RESET), non-maskable interrupt (NMI) and maskable interrupt (INT).

When the external clock is shut down in the PS mode, a stable clock signal must be input before clearing the PS mode.

- (i) Clearing with RESET: Input the $\overline{\text{RESET}}$ signal for more than 3 clock cycles. The PS mode

is then cleared and the reset just as before is carried out.

- (ii) Clearing with $\overline{\text{NMI}}$: Input the $\overline{\text{NMI}}$ signal (edge trigger) to clear the PS mode and to carry out the instruction next to the HALT. Now the non-maskable interrupt processing routine will be introduced.
- (iii) Clearing with $\overline{\text{INT}}$: Input the $\overline{\text{INT}}$ signal (level trigger) regardless of which state the interrupt enable flag is in. The PS mode is now cleared and the HALT instruction executed. If the interrupt enable flag is set up and the $\overline{\text{INT}}$ signal is "Low" at the clock pulse rise timing in the last clock cycle of the HALT instruction, the maskable interrupt processing routine will be introduced as the next machine cycle.



5