

LH5081 Z80 CMOS PIO Parallel I/O Controller

Description

The LH5081 is a Z80 PIO fabricated with CMOS silicon gate process technology and is compatible with the conventional Z80 NMOS PIO (LH0081).

Due to the CMOS static structure, it provides low power consumption and large operating margin.

The power save mode can be obtained with a software control on the models suffixed with "L".

Features

1. Z80 CMOS PIO
2. Compatible with NMOS Z80 PIO (LH0081)
3. Two independent 8-bit bidirectional peripheral interface ports with handshake data transfer control
4. 4 programmable operating modes
 - Byte input mode
 - Byte output mode
 - Byte bidirectional bus mode (Port A only)
 - Byte control mode
5. Programmable interrupt on peripheral status conditions
6. Vectored daisy chain priority interrupt
7. Darlington transistor drive capability (Port B output)
8. All inputs and outputs except clock input fully TTL compatible
9. Single +5V power supply and single phase clock
10. Fully static operation (DC to 2.5MHz/4MHz/6MHz)
11. Low power consumption
12. Power save mode (L suffix)
13. Status read mode (L suffix)
14. 40-pin DIP (DIP40-P-600)
44-pin QFP (QFP44-P-1010A)


Note: The Z80 CMOS CPU (LH5081) is compatible with the Z80 NMOS PIO (LH0081). So there is no description here about the pins, programming, and basic timings waveforms. Refer back to the Z80 NMOS PIO described earlier.

Pin Connections

LH5081/LH5081A/LH5081B
LH5081L/LH5081AL/LH5081BL


| | | | |
|----------------|----|-----------------|----|
| D ₂ | 1 | D ₃ | 40 |
| D ₇ | 2 | D ₄ | 39 |
| D ₆ | 3 | D ₅ | 38 |
| CE | 4 | M ₁ | 37 |
| C/D SEL | 5 | IORQ | 36 |
| B/A SEL | 6 | RD | 35 |
| A ₇ | 7 | B ₇ | 34 |
| A ₆ | 8 | B ₆ | 33 |
| A ₅ | 9 | B ₅ | 32 |
| A ₄ | 10 | B ₄ | 31 |
| GND | 11 | B ₃ | 30 |
| A ₃ | 12 | B ₂ | 29 |
| A ₂ | 13 | B ₁ | 28 |
| A ₁ | 14 | B ₀ | 27 |
| A ₀ | 15 | V _{CC} | 26 |
| A STB | 16 | CLOCK | 25 |
| B STB | 17 | IEI | 24 |
| A RDY | 18 | INT | 23 |
| D ₀ | 19 | IEO | 22 |
| D ₁ | 20 | B RDY | 21 |

LH5081M/LH5081AM
LH5081LM/LH5081ALM



SHARP

Block Diagram



* Pin numbers apply to 40-pin DIP only.

5

Ordering Information

LH5081 X X X

Package *

Blank: 40-pin DIP (DIP40-P-600)

M: 44-pin QFP (QFP44-P-1010A)

Power save mode

Blank: No power save

L: Power save

Clock frequency

Blank: 2.5MHz

A: 4MHz

B: 6MHz

Model No.

* The 6MHz type is packaged in 40-pin DIP only.

SHARP




Absolute Maximum Ratings

| Parameter | Symbol | Ratings | Unit |
|-----------------------|------------------|------------------------------|------|
| Supply voltage | V _{CC} | -0.3 to 7.0 | V |
| Input voltage | V _{IN} | -0.3 to V _{CC} +0.3 | V |
| Output voltage | V _{OUT} | -0.3 to V _{CC} +0.3 | V |
| Operating temperature | T _{OPR} | 0 to +70 | °C |
| Storage temperature | T _{STG} | -65 to +150 | °C |

DC Characteristics

(V_{CC}=5V±10%, Ta=0 to +70°C)

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit | Note |
|--------------------------------|-------------------|--|-----------------------------------|-------------|----------------------|------|-------------|
| Clock input low voltage | V _{ILC} | | -0.3 | | 0.45 | V | |
| Clock input high voltage | V _{IHC} | | V _{CC} -0.6 | | V _{CC} +0.3 | V | |
| Input low voltage | V _{IL} | | -0.3 | | 0.8 | V | |
| Input high voltage | V _{IH} | | 2.2 | | V _{CC} +0.3 | V | |
| Output low voltage | V _{OL} | I _{OL} =2mA | | | 0.4 | V | |
| | | I _{OHL} =-250μA | 2.4 | | | V | |
| | | I _{OHL} =-50μA | V _{CC} -0.4V | | | V | |
| Output high voltage | V _{OH} | | | | | | |
| Current consumption | I _{CC} | V _{IL} =0.4, V _{IH} =V _{CC} -0.4V, output open | LH5081/L LH5081A/AL LH5081B | 1 4 6 | 3 6 8 | mA | 1 2 3 |
| Input leakage current | I _{LI} | V _{IN} =0V, V _{CC} | | | 10 | μA | 4 |
| 3-state output leakage current | I _{LOH} | V _{OUT} =V _{CC} | | | 10 | μA | 5 |
| 3-state output leakage current | I _{LOL} | V _{OUT} =0V | | | 10 | μA | 5 |
| Data bus leakage current input | I _{LD} | 0≤V _{IN} ≤V _{CC} | | | 10 | μA | |
| Darlington drive current | I _{ODH} | V _{OH} =1.5V, Port B only | -1.5 | | | mA | |
| Current consumption in PS mode | I _{CCPS} | V _{IN} =0V, V _{CC} Outputs open | LH5081L LH5081AL | 1 1 | 100 100 | μA | 1 2 |

Note 1: T_{CC}=400ns, V_{IL}=0.4V, V_{IH}=V_{CC}-0.4V, outputs open.Note 2: T_{CC}=250nsNote 3: T_{CC}=167nsNote 4: (1) For |I_{LI}| specification, see below circuit of A STB and B STB.2978 (2) The INT pin is arranged as shown below.Note 5: For |I_{LOH}| and |I_{LOL}| specifications, see below circuit of A₀-A₇ and B₀-B₇.

Capacitance

(f=1MHz, Ta=25°C)

| Parameter | Symbol | Conditions | MAX. | Unit |
|--------------------|--------------------|------------------------------------|------|------|
| Clock capacitance | C _{CLOCK} | Unmeasured pins returned to ground | 7 | pF |
| Input capacitance | C _{IN} | | 7 | pF |
| Output capacitance | C _{OUT} | | 10 | pF |

SHARP

(V_{CC}=5V±10%, Ta=0 to +70°C)**AC Characteristics**

| No. | Parameter | Symbol | LH5081 | | LH5081A | | LH5081B | | Unit | Note |
|-----|--|--------------------------|--------|----------|---------|----------|---------|----------|------|---------------------------|
| | | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | | |
| 1 | Clock cycle time | T _{cC} | 400 | (Note 1) | 250 | (Note 1) | 165 | (Note 1) | ns | |
| 2 | Clock high width | T _{wCh} | 170 | | 105 | | 65 | | ns | |
| 3 | Clock low width | T _{wCl} | 170 | | 105 | | 65 | | ns | |
| 4 | Clock fall time | T _{fC} | | 30 | | 30 | | 20 | ns | |
| 5 | Clock rise time | T _{rC} | | 30 | | 30 | | 20 | ns | |
| 6 | CE, B/A, C/D to RD, IORQ ↓ setup time | T _{sCS} (RI) | 50 | | 50 | | 50 | | ns | 6 |
| 7 | Any hold times for specified setup time | T _h | 15 | | 15 | | 15 | | ns | |
| 8 | RD, IORQ to clock ↑ setup time | T _{sRI} (C) | 115 | | 115 | | 70 | | ns | |
| 9 | RD, IORQ ↓ to data output delay | T _{dRI} (DO) | | 430 | | 380 | | 300 | ns | 2 |
| 10 | RD, IORQ ↑ to data output float delay | T _{dRI} (DOs) | | 160 | | 110 | | 70 | ns | |
| 11 | Data in to clock ↑ setup time | T _{sDI} (C) | 50 | | 50 | | 40 | | ns | C _L =50pF |
| 12 | IORQ ↓ to data out delay (INTACK cycle) | T _{dIO} (DOI) | | 340 | | 160 | | 120 | ns | 3 |
| 13 | M ₁ ↓ to clock ↑ setup time | T _{sMI} (Cr) | 210 | | 90 | | 70 | | ns | |
| 14 | M ₁ ↑ to clock ↓ setup time (M ₁ cycle) | T _{sMI} (Cf) | 0 | | 0 | | 0 | | ns | 8 |
| 15 | M ₁ ↓ to IEO ↓ delay (interrupt immediately preceding M ₁ ↓) | T _{dMI} (IEO) | | 300 | | 190 | | 100 | ns | 5, 7 |
| 16 | IEI ↓ to IORQ ↓ setup time (INTACK cycle) | T _{sIEI} (IO) | 140 | | 140 | | 100 | | ns | 7 |
| 17 | IEI ↓ to IEO ↓ delay | T _{dIEI} (IEOf) | | 190 | | 130 | | 120 | ns | 5 |
| 18 | IEI ↑ to IEO ↑ delay (after ED decode) | T _{dIEI} (IEOr) | | 210 | | 160 | | 160 | ns | 5 |
| 19 | IORQ ↑ to clock ↓ setup time (to activate READY on next clock cycle) | T _{cIO} (C) | 220 | | 200 | | 170 | | ns | |
| 20 | Clock ↓ to READY ↑ delay | T _{dC} (RDYr) | | 200 | | 190 | | 170 | ns | 5 C _L =50pF |
| 21 | Clock ↓ to READY ↓ delay T _{dC} (RDYf) | T _{dC} (RDYr) | | 150 | | 140 | | 120 | ns | 5 |
| 22 | STROBE pulse width | T _{wSTB} | 150 | | 150 | | 120 | | ns | 4 |
| 23 | STROBE ↑ to clock ↓ setup time (to activate READY on next clock cycle) | T _{sSTB} (C) | 220 | | 220 | | 150 | | ns | 5 |
| 24 | IORQ ↑ to PORT DATA stable delay (mode 0) | T _{dIO} (PD) | | 200 | | 180 | | 160 | ns | 5 |
| 25 | PORT DATA to STROBE ↑ setup time (mode 1) | T _{sPD} (STB) | 260 | | 230 | | 190 | | ns | |
| 26 | STROBE ↓ to PORT DATA stable (mode 2) | T _{dSTB} (PD) | | 230 | | 210 | | 180 | ns | 5 |
| 27 | STROBE ↑ to PORT DATA float delay (mode 2) | T _{dSTB} (PDr) | | 200 | | 180 | | 160 | ns | C _L =50pF |
| 28 | PORT DATA match to INT ↓ delay (mode 3) | T _{dPD} (INT) | | 540 | | 490 | | 430 | ns | |
| 29 | STROBE ↑ to INT ↓ delay | T _{dSTB} (INT) | | 490 | | 440 | | 350 | ns | |

↑ Rising edge, ↓ Falling edge

Note 1 : T_{cC}=T_{wCh}+T_{wCl}+T_{rC}+T_{fC}.Note 2 : Increase T_{dRI} (DO) by 10 ns for each 50 pF increase in load up to 200 pF max.Note 3 : Increase T_{dIO} (DOI) by 10 ns for each 50 pF, increase in loading up to 200 pF max.Note 4 : For Mode 2 : T_{wSTB}>T_{sPD} (STB).

Note 5 : Increase these values by 2 ns for each 10 pF increase in loading up to 100 pF max.

Note 6 : T_{sCS} (RI) may be reduced. However, the time subtracted from T_{sCS} (RI) will be added to T_{dRI} (DO).Note 7 : 2.5 T_{cC} > (N-2) T_{dIEI} (IEOf)+T_{dMI} (IEO)+T_{sIEI} (IO)+TTL Buffer Delay, if any.Note 8 : M₁ must be active for a minimum of two clock cycles to reset the PIO.

AC Test Conditions :


- Input voltage amplitude : 0.4V to 2.8V
- Clock input voltage amplitude : 0.4V to V_{CC} - 0.6V
- Input signal rise and fall time : 10ns
- Input judge level : 0.8V and 2.0V
- Output judge level : 0.8V and 2.0V
- Output load : ITTL + 100pF (unless otherwise specified)

■ Power Save and Status Information Read Function

Unlike the LH0081/LH5081, the LH5081L series has the power save (PS) and status information read functions.

(1) Power save function

(i) **PS mode setting** When the CPU (LH5080L series) has executed an HALT instruction in the PS mode, the LH5081L series reads this HALT instruction to automatically go into the PS mode. Now the internal clock signal is cut off. Therefore, cutting an external clock input gives no problem inside in this mode.



(ii) **PS mode clear** The PS mode is cleared by detecting the fall of the M1 signal. When the external clock is off in the PS mode, however, a stable clock signal must be input before clearing the PS mode.

When the CPU (LH5080L series) is cleared from the PS mode and comes into the next fetch cycle, therefore, the LH5081L series is also cleared from its PS mode at the fall of the first M1 signal in this cycle.

The PS mode clearing can be done by issuing an interrupt request.

Set up the interrupt generate conditions in Mode 3 of the LH5081L series. By this, an interrupt request (INT) is issued even in the PS mode, the CPU (LH5080L series) is cleared from the PS mode, and thus LH5081L series is also cleared.

(2) Status information read

Under the following conditions, the mode setup bits and handshake signals of Port A and Port B are read from the data bus during the read cycle. See the chart below.

Conditions: CE = "Low", RD = "Low", IORQ = "Low", C/D = "High", B/A = X (undefined)

