

LH5082

Z80 CMOS CTC Counter Timer Circuit

Description

The LH5082 is a Z80 CTC fabricated with CMOS silicon-gate process technology and is compatible with the conventional Z80 NMOS CTC (LH0082).

The LH5082 is designed with CMOS fully static circuits and so provides low power consumption and wide range power supply voltage operation.

The LH5082L/LH5082LM provides power save mode controlled by software.


Features

1. Z80 CMOS CTC
2. Compatible with the Z80 NMOS CTC (LH0082)
3. 4 independent programmable 8-bit counter/16-bit timer channels
4. Selectable counter/timer mode for each channel
5. Programmable interrupt triggered by counter/timer
6. Downcounters reloaded automatically at zero count
7. Readable downcounters
8. Selectable 16 or 256 prescaler (timer mode)
9. Selectable positive or negative triggers for timer and selectable positive or negative clock edge for counter
10. ZC/TO outputs of three channels capable of driving Darlington transistors
11. Vectored and daisy chain priority interrupt
12. Single +5V power supply and single phase clock
13. All inputs and outputs except clock input fully TTL compatible
14. Fully static operation (DC to 2.5MHz/4MHz/6MHz)
15. Low power consumption
16. Power save mode (L suffix)
17. 28-pin DIP (DIP28-P-600)
- 44-pin QFP (QFP44-P-1010A)


Note: The Z80 CMOS CTC (LH5082) is compatible with the Z80 NMOS CTC (LH0082). So there is no description here about the pins, programming, and basic timing waveform. Refer back to the Z80 NMOS CTC described earlier.

Pin Connections

LH5082/LH5082A/LH5082B
LH5082L/LH5082AL/LH5082BL




LH5082M/LH5082AM
LH5082LM/LH5082ALM



SHARP

■ Block Diagram



■ Ordering Information

LH5082 X X X

Package *

Blank: 28-pin DIP (DIP28-P-600)

M: 44-pin QFP (QFP44-P-1010A)

Power save mode

Blank: No power save

L: Power save

Clock frequency

Blank: 2.5MHz

A: 4MHz

B: 6MHz

Model No.

* The 6MHz type is packaged in 28-pin DIP only.

SHARP

■ Absolute Maximum Ratings


Parameter	Symbol	Ratings	Unit
Supply voltage	V _{CC}	-0.3 to +7.0	V
Input voltage	V _{IN}	-0.3 to V _{CC} +0.3	V
Output voltage	V _{OUT}	-0.3 to V _{CC} +0.3	V
Operating temperature	T _{opr}	0 to +70	°C
Storage temperature	T _{stg}	-65 to +150	°C

■ DC Characteristics

(V_{CC}=5V±10%, T_a=0 to +70°C)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	Note
Clock input low voltage	V _{ILC}		-0.3		0.45	V	
Clock input high voltage	V _{IHC}		V _{CC} -0.6		V _{CC} +0.3	V	
Input low voltage	V _{IL}		-0.3		0.8	V	
Input high voltage	V _{LH}		2.2		V _{CC}	V	
Output low voltage	V _{OL}	I _{OL} =2mA			0.4	V	
Output high voltage	V _{OH}	I _{OH} =-250μA	2.4			V	
		I _{OH} =-50μA	V _{CC} -0.4V			V	
Current consumption	I _{CC}	V _{IL} =0.4V, V _{IH} =V _{CC} -0.4V, outputs open	LH5082/L	2	4	mA	1
			LH5082A/AL	3	6	mA	2
			LH5082B/BL	5	8	mA	3
Input leakage current	I _{LI}	V _{IN} =0V, V _{CC}			10	μA	4
3-state output leakage current	I _{LOH}	V _{OUT} =V _{CC}			10	μA	
3-state output leakage current	I _{IOL}	V _{OUT} =0V			10	μA	
Darlington drive current	I _{OHd}	V _{OH} =1.5V Applied to ZC/TO ₀ -ZC/TO ₂	-1.5			mA	
Current consumption in PS mode	I _{CCPS}	V _{IN} =0V, V _{CC} Outputs open	LH5082L	1	100	μA	1
			LH5082AL	1	100		2
			LH5082BL	1	100		3

Note 1: T_cC=400ns
Note 2: T_cC=250ns
Note 3: T_cC=167ns
Note 4: For |I_{LI}| specification, see below circuit of CLK/TRG₀-CLK/TG₃.



■ Capacitance

(f=1MHz, T_a=25°C)

Parameter	Symbol	Conditions	MAX.	Unit
Clock capacitance	C _{CLOCK}	Unmeasured pins returned to ground	5	pF
Input capacitance	C _{IN}		5	pF
Output capacitance	C _{OUT}		10	pF

AC Characteristics

(V_{CC}=5V±10%, T_a=0 to +70°C)

No.	Parameter	Symbol	LH5082		LH5082A		LH5082B		Unit	Note
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
1	Clock cycle time	T _{cC}	400	(Note 1)	250	(Note 1)	165		ns	
2	Clock high width	T _{wCh}	170		105		65		ns	
3	Clock low width	T _{wCl}	170		105		65		ns	
4	Clock fall time	T _{fC}		30		30		20	ns	
5	Clock rise time	T _{rC}		30		30		20	ns	
6	All hold times	T _h	15		15		15		ns	
7	CS to clock ↑ setup time	T _{cCS} (C)	250		160		100		ns	
8	CE to clock ↑ setup time	T _{sCE} (C)	200		150		100		ns	
9	IORQ ↓ to clock ↑ setup time	T _{sIO} (C)	250		115		70		ns	
10	RD ↓ clock ↑ setup time	T _{sRD} (C)	240		115		70		ns	
11	Clock ↑ to data out delay	T _{dC} (DO)		240		200		130	ns	2
12	Clock ↓ to data out float delay	T _{dC} (DOz)		230		110		90	ns	
13	Data In to clock ↑ setup time	T _{sDI} (C)	60		50		40		ns	
14	M1 to clock ↑ setup time	T _{sM1} (C)	210		90		70		ns	
15	M1 ↓ to IEO ↓ delay (interrupt immediately preceding M1)	T _{dM1} (IEO)		300		190		130	ns	3
16	IORQ ↓ to data out delay (INTA cycle)	T _{dIO} (DOI)		340		160		110	ns	2
17	IEI ↓ to IEO ↓ delay	T _{dIEI} (IEOf)		190		130		100	ns	3
18	IEI ↑ to IEO ↑ delay ↑ (after ED decode)	T _{dIEI} (IEOr)		220		160		110	ns	3
19	Clock ↑ to INT ↓ delay	T _{dC} (INT)		T _{cC} +200		T _{cC} +140		T _{cC} +120	ns	4
20	CLK/TRG ↑ to INT ↓ delay (tsCTR (C) satisfied)	T _{dClk} (INT)		T _{cC} +230		T _{cC} +160		T _{cC} +130	ns	5
	CLK/TRG ↑ to INT ↓ delay (tsCTR (C) not satisfied)	T _{dCLK} (INT)		2T _{cC} +530		2T _{cC} +370		2T _{cC} +280	ns	5
21	CLK/TRG cycle time	T _{cCTR}	2T _{cC}		2T _{cC}		2T _{cC}		ns	5
22	CLK/TRG rise time	T _{rCTR}		50		50		40	ns	
23	CLK/TRG fall time	T _{fCTR}		50		50		40	ns	
24	CLK/TRG low width	T _{wCTRl}	200		200		120		ns	
25	CLK/TRG high width	T _{wCTRh}	200		200		120		ns	
26	CLK/TRG ↑ to clock ↑ setup time for immediate count	T _{sCTR} (Cf)	300		210		150		ns	5
27	CLK/TRG ↑ to clock ↑ setup time for enabling of prescaler on following clock ↑	T _{sCTR} (Ct)	210		210		150		ns	4
28	Clock ↑ to ZC/TO ↑ delay	T _{dC} (ZC/TO _r)		260		190		140	ns	
29	Clock ↑ to ZC/TO ↓ delay	T _{dC} (ZC/TO _f)		190		190		140	ns	
30	IEI setup time IORQ ↓ (INTA cycle)	T _{sIEI} (IO)	140		140		140		ns	

↑ Rising edge, ↓ Falling edge

[A] 2.5 T_{cC}>(n-2) T_{dIEI} (IEOf)+T_{dM1} (IEO) + T_{sIEI} (IO)+TTL buffer delay, if any.

[B] RESET must be active for minimum of 3 clock cycles

Note 1 : T_{cC}=T_{wCh}+T_{wCl}+T_{rC}+T_{fC}.

Note 2 : Increase delay by 10 ns for each 50 pF increase in loading, 200 pF maximum for data lines, and 100 pF for control lines.

Note 3 : Increase delay by 2 ns for each 10 pF increase in loading, 100 pF maximum.

Note 4 : Timer mode.

Note 5 : Counter mode.

* All timing are preliminary and subject to change.

SHARP

AC Test Conditions


- Input voltage amplitude: 0.4 V to 2.8 V
- Clock input voltage amplitude: 0.4 V to $V_{CC}-0.6V$
- Input signal rise and fall time: 10 ns
- Input judge level: 0.8 V and 2.0 V
- Output judge level: 0.8 V and 2.0 V
- Output load: ITTL + 100 pF (unless otherwise specified)

Power Save Function

The LH5082L series has the power save (PS) functions.

(1) PS mode setting

When the CPU (LH5080L series) has executed a HALT instruction, the LH5082L series



reads this HALT instruction to automatically go into the PS mode. In this mode, the internal clock signal is cut off. The external clock may be off during the PS mode.

About the external clock stop, the same is true as the power-saving CPU (LH5080L series)

(2) PS mode clear

The PS mode is cleared by the fall of $\overline{M1}$ signal or the RESET signal.

When the external clock is off the PS mode, however, a stable clock signal must be input before clearing the PS mode.

Once cleared from the PS mode, the power-saving CPU (LH5080L series) comes into the next fetch cycle. At the time when the first $\overline{M1}$ signal during this cycle falls, the LH5082L series is also cleared from the PS mode.

