

LH5164ASH

CMOS 64K (8K × 8) Static RAM

FEATURES

- 8,192 × 8 bit organization
- Access time: 500 ns (MAX.)
- Power consumption:
 - Operating:
60 mW (MAX.) @ 3 V
 - Standby:
3 μ W (MAX.) @ 70°C @ 3 V
9 μ W (MAX.) @ 85°C @ 3 V
- Fully-static operation
- Three-state outputs
- Wide operating voltage range:
2.5 V to 5.5 V
- TTL compatible I/O
- Wide temp. range
 t_{OPR} : -40 to +85°C
- Packages:
 - 28-pin, 450-mil SOP
 - 28-pin, 8 × 13 mm² TSOP (Type I)

DESCRIPTION

The LH5164ASH is a static RAM organized as 8,192 × 8 bits. It is fabricated using silicon-gate CMOS process technology.

It is designed for 2.5 to 5.5 V low voltage operation and wide temperature range from -40 to +85°C.

PIN CONNECTIONS




Figure 1. Pin Connections for SOP Package




Figure 2. Pin Connections for TSOP Package




Figure 3. LH5164ASH Block Diagram

PIN DESCRIPTION

SIGNAL	PIN NAME	SIGNAL	PIN NAME
A ₀ - A ₁₂	Address inputs	I/O ₁ - I/O ₈	Data inputs and outputs
CE ₁ - CE ₂	Chip Enable input	V _{CC}	Power supply
WE	Write Enable input	GND	Ground
OE	Output Enable input	NC	No connection

TRUTH TABLE

$\overline{CE}_1$	CE_2	$\overline{WE}$	$\overline{OE}$	MODE	I/O ₁ - I/O ₈	SUPPLY CURRENT	NOTE
H	X	X	X	Deselect	High-Z	Standby (I_{SB})	1
X	L	X	X	Deselect	High-Z	Standby (I_{SB})	1
L	H	L	X	Write	D _{IN}	Operating (I_{CC})	1
L	H	H	L	Read	D _{OUT}	Operating (I_{CC})	
L	H	H	H	Output disable	High-Z	Operating (I_{CC})	

NOTE:

1. X = H or L

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	RATING	UNIT	NOTE
Supply voltage	V_{CC}	-0.3 to +7.0	V	1
Input voltage	V_{IN}	-0.3 to $V_{CC} + 0.3$	V	1, 2
Operating temperature	T _{opr}	-40 to +85	°C	
Storage temperature	T _{stg}	-65 to +150	°C	

NOTES:

1. The maximum applicable voltage on any pin with respect to GND.
 2. V_{IN} (MIN.) = -3.0 V for pulse width ≤ 50 ns.

RECOMMENDED OPERATING CONDITIONS ($T_A = -40$ to $+85^\circ\text{C}$)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTE
Supply voltage	V_{CC}	2.5	3.0	5.5	V	
Input voltage	V_{IH}	$V_{CC} - 0.5$		$V_{CC} + 0.3$	V	
($V_{CC} = 2.5$ to 4.5 V)	V_{IL}	-0.3		0.2	V	1
Input voltage	V_{IH}	2.2		$V_{CC} + 0.3$	V	
($V_{CC} = 4.5$ to 5.5 V)	V_{IL}	-0.3		0.8	V	

NOTE:

1. V_{IN} (MIN.) = -3.0 V for pulse width ≤ 50 ns.

DC CHARACTERISTICS ($T_A = -40$ to $+85^\circ\text{C}$, $V_{CC} = 2.5$ to 5.5 V)

PARAMETER	SYMBOL	CONDITIONS	MIN.	MAX.	UNIT	NOTE
Input leakage current	I_{LI}	$V_{IN} = 0$ to V_{CC}	-1.0	1.0	μA	
Output leakage current	I_{LO}	$CE_1 = V_{IH}$ or $CE_2 = V_{IL}$ or $OE = V_{IH}$ or $WE = V_{IL}$ $V_{IO} = 0$ to V_{CC}	-1.0	1.0	μA	
Operating supply current	I_{CC}	$CE_1 = 0.2$ V, $V_{IN} = 0.2$ V or $V_{CC} - 0.2$ V $CE_2 = V_{CC} - 0.2$ V, Output open		$t_{CYCLE} = 500$ ns	20	
		$CE_1 = 0.2$ V, $V_{IN} = 0.2$ V or $V_{CC} - 0.2$ V $CE_2 = V_{CC} - 0.2$ V, Output open		$t_{CYCLE} = 1.0$ μs	10	mA
		$CE_1 = 0.2$ V, $V_{IN} = 0.2$ V or $V_{CC} - 0.2$ V $CE_2 = V_{CC} - 0.2$ V, Output open, $V_{CC} = 3.3$ V		$t_{CYCLE} = 1.0$ μs	8	
		$CE_2 \leq 0.2$ V or $CE_1 \geq V_{CC} - 0.2$ V	$T_A \leq +70^\circ\text{C}$ $T_A \leq +85^\circ\text{C}$	1.0 3.0	μA	1
Standby current	I_{SB}	$CE_1 = V_{IH}$ or $CE_2 = V_{IL}$		5	mA	
Output Low voltage	V_{OL}	$I_{OL} = 500$ μA		0.5	V	
Output High voltage	V_{OH}	$I_{OH} = -500$ μA	$V_{CC} - 0.5$		V	2

NOTES:

1. CE_2 should be $\geq V_{CC} - 0.2$ V or ≤ 0.2 V when $CE_1 \geq V_{CC} - 0.2$ V.
 2. V_{OH} is 4.5 V (Min.) at $V_{CC} > 5$ V.

AC CHARACTERISTICS**(1) READ CYCLE ($T_A = -40$ to $+85^\circ\text{C}$, $V_{CC} = 2.5$ to 5.5 V)**

PARAMETER	SYMBOL	MIN.	MAX.	UNIT
Read cycle time	t_{RC}	500		ns
Address access time	t_{AA}		500	ns
Chip enable (CE ₁)	t_{ACE1}		500	ns
access time (CE ₂)	t_{ACE2}		500	ns
Output enable access time	t_{OE}		200	ns
Output hold time	t_{OH}	10		ns
Chip enable to output in Low-Z (CE ₁)	t_{LZ1}	20		ns
(CE ₂)	t_{LZ2}	20		ns
Output enable to output in Low-Z	t_{OLZ}	10		ns
Chip enable to output in High-Z (CE ₁)	t_{HZ1}	0	60	ns
(CE ₂)	t_{HZ2}	0	60	ns
Output disable to output in High-Z	t_{OHZ}	0	40	ns

(2) WRITE CYCLE ($T_A = -40$ to $+85^\circ\text{C}$, $V_{CC} = 2.5$ to 5.5 V)

PARAMETER	SYMBOL	MIN.	MAX.	UNIT
Write cycle time	t_{WC}	500		ns
Chip enable to end of write	t_{CW}	250		ns
Address valid to end of write	t_{AW}	250		ns
Address setup time	t_{AS}	100		ns
Write pulse width	t_{WP}	150		ns
Write recovery time	t_{WR}	50		ns
Data valid to end of write	t_{DW}	100		ns
Data hold time	t_{DH}	0		ns
Output active from end of write	t_{OW}	20		ns
WE to output in High-Z	t_{WZ}	0	60	ns
OE to output in High-Z	t_{OHZ}	0	40	ns

NOTE:

- Active output to high-impedance and high-impedance to output active tests specified for a ± 200 mV transition from steady state levels into the test load.

AC TEST CONDITIONS

PARAMETER	MODE	NOTE
Input voltage amplitude	0 to V_{CC}	
Input rise/fall time	10 ns	
Timing reference level	1.5 V	
Output load conditions	C_L (100 pF)	1

NOTE:

- Includes scope and jig capacitance.

CAPACITANCE ($T_A = 25^\circ\text{C}$, $f = 1\text{MHz}$)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Input capacitance	C_{IN}	$V_{IN} = 0$ V			7	pF
Input/output capacitance	$C_{I/O}$	$V_{IO} = 0$ V			10	pF

NOTE:

This parameter is sampled and not production tested.

DATA RETENTION CHARACTERISTICS ($T_A = -40$ to $+85^\circ\text{C}$)

PARAMETER	SYMBOL	CONDITIONS	MIN.	MAX.	UNIT	NOTE
Data retention supply voltage	V_{CCDR}	$CE_2 \leq 0.2\text{ V}$ or $CE_1 \geq V_{CCDR} - 0.2\text{ V}$	2.0	5.5	V	1
Data retention supply current	I_{CCDR}	$V_{CCDR} = 3\text{ V}$, $CE_2 \leq 0.2\text{ V}$ or $CE_1 \geq V_{CCDR} - 0.2\text{ V}$		0.2	μA	
		$T_A = 25^\circ\text{C}$		0.4	μA	1
		$T_A = 40^\circ\text{C}$		0.6	μA	
Chip disable to data retention	t_{CDR}		0		ns	
Recovery time	t_R		t_{RC}		ns	2

NOTES:

- CE_2 should be $\geq V_{CCDR} - 0.2\text{ V}$ or $\leq 0.2\text{ V}$ when $CE_1 \geq V_{CCDR} - 0.2\text{ V}$.
- t_{RC} = Read cycle time




Figure 4. Low Voltage Data Retention





Figure 5. Read Cycle



5164ASH-4

Figure 6. Write Cycle 1 (OE Controlled)





Figure 7. Write Cycle 2 (OE Low Fixed)

PACKAGE DIAGRAMS



28SOP (SOP028-P-0450)



DIMENSIONS IN MM [INCHES] MAXIMUM LIMIT
MINIMUM LIMIT

28SOP

28-pin, 450-mil SOP

28TSOP (TSOP028-P-0813)**28-pin, 8 × 13 mm² TSOP (Type I)****ORDERING INFORMATION**

5164ASH-7