FEATURES

• Fast Access Times: 17/20/25 ns

JEDEC Standard Pinouts

Low Power Standby when Deselected

TTL Compatible I/O

5 V ± 10% Supply

Fully Static Operation

Common I/O for Low Pin Count

• Package: 28-pin, 400-mil SOJ

FUNCTIONAL DESCRIPTION

The LH521002A is a high speed 1M-bit static RAM organized as $256K \times 4$. A fast, efficient design is obtained with a CMOS periphery and a matrix constructed with polysilicon load memory cells.

This RAM is fully static in operation. The Chip Enable (\overline{E}) reduces power to the chip when \overline{E} is HIGH. Standby power drops to its lowest level when \overline{E} is raised to within 0.2 V of VCC.

Write cycles occur when both (\overline{E}) and Write Enable (\overline{W}) are LOW. Data is transferred from the DQ pins to the memory location specified by the 18 address lines.

Read cycles occur when \overline{E} is LOW and \overline{W} is HIGH. A Read cycle will begin upon an address transition, on a falling edge of \overline{E} , or on a rising edge of \overline{W} .

High frequency design techniques should be employed to obtain the best performance from this device. Solid, low impedance power and ground planes, with high frequency decoupling capacitors, are desirable. Series termination of the inputs should be considered when transmission line effects occur.

PIN CONNECTIONS




Figure 1. Pin Connections for SOJ Package

CMOS 256K × 4 SRAM LH521002A




Figure 2. LH521002A Block Diagram

TRUTH TABLE

Ē	Ğ	w	MODE	DQ	lec
Н	Х	X	Standby	High-Z	Standby
L	Н	Н	Selected	High-Z	Active
L	L	Н	Read	Data Out	Active
L	х	L	Write	Data In	Active

PIN DESCRIPTIONS

PIN	DESCRIPTION			
A ₀ – A ₁₇	Address Inputs			
DQ ₀ – DQ ₃	Data Inputs/Outputs			
Ē	Chip Enable			
w	Write Enable			
G	Output Enable			
Vcc	Positive Power Supply			
Vss	Ground			

ABSOLUTE MAXIMUM RATINGS 1

PARAMETER	RATING			
Vcc to Vss Potential	-0.5 V to 7 V			
Input Voltage Range	-0.5 V to V _{CC} + 0.5 V			
DC Output Current ²	± 40 mA			
Storage Temperature Range	-65°C to 150°C			
Power Dissipation (Package Limit)	1.0 W			

NOTES:

- Stresses greater than those listed under 'Absolute Maximum Ratings' may cause
 permanent damage to the device. This is a stress rating for transient conditions only.
 Functional operation of the device at these or any other conditions above those indicated
 in the 'Operating Range' of this specification is not implied. Exposure to absolute maximum
 rating conditions for extended periods may affect reliability.
- Outputs should not be shorted for more than 30 seconds. No more than one output should be shorted at any time.

OPERATING RANGES

SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT
T _A	Temperature, Ambient	0		70	°C
Vcc	Supply Voltage	4.5		5.5	V
Vss	Supply Voltage	0		0	٧
V _{IL}	Logic '0' Input Voltage 1	-0.5		0.8	٧
V _{IH}	Logic '1' Input Voltage	2.2		V _{CC} + 0.5	٧

NOTE:

DC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Icc1	Operating Current 1	tcycle = 17 ns		110	150	mA
I _{CC1}	Operating Current ¹	t _{CYCLE} = 20 ns		100	140	mA
Icc1	Operating Current ¹	toycle = 25 ns		90	130	mA
I _{SB1}	Standby Current	E ≥ V _{IH} , t _{CYC} = min, l _{OUT} = 0		5	20	mA
I _{SB2}	Standby Current	tandby Current $\overline{E} \ge V_{CC} - 0.2 \text{ V, } t_{CYC} = 0, l_{OUT} = 0$		0.3	2	mA
l _{Li}	Input Leakage Current	$V_{IN} = 0 V \text{ to } V_{CC}$	-2		2	μΑ
llo	I/O Leakage Current	V _{IN} = 0 V to V _{CC}	-2		2	μΑ
V _{OH}	Output High Voltage	$I_{OH} = -4.0 \text{ mA}$	2.4			٧
VoL	Output Low Voltage	I _{OL} = 8.0 mA			0.4	٧
V _{DR}	Data Retention Voltage	Ē ≥ Vcc - 0.2 V	2		5.5	٧
I _{DR}	Data Retention Current	$V_{\infty} = 3 \text{ V}, \overline{E} \ge V_{CC} - 0.2 \text{ V}$			500	μА

NOTE:

SHARP

^{1.} Negative undershoot of up to 3.0 V is permitted once per cycle.

^{1.} Icc is dependent upon output loading and cycle rates. Specified values are with outputs open.

AC TEST CONDITIONS

PARAMETER	RATING
Input Pulse Levels	Vss to 3 V
Input Rise and Fall Times	5 ns
Input and Output Timing Ref. Levels	1.5 V
Output Load, Timing Tests	Figure 3

CAPACITANCE 1,2

PARAMETER	RATING
C _{IN} (Input Capacitance)	7 pF
C _{DQ} (I/O Capacitance)	8 pF

NOTES:

- 1. Capacitances are maximum values at 25 ^{o}C measured at 1.0MHz with V_{Bias} = 0 V and V_{CC} = 5.0 V.
- 2. Guaranteed but not tested.

DATA RETENTION TIMING

 \overline{E} must be held above the lesser of VIH or VCC - 0.2 V to prevent improper operation when VCC < 4.5 V. \overline{E} must be VCC - 0.2 V or greater to meet IDR specification. All other inputs are 'Don't Care.'




Figure 3. Output Load Circuit




Figure 4. Data Retention Timing

AC ELECTRICAL CHARACTERISTICS 1 (Over Operating Range)

SYMBOL	DESCRIPTION	-17		-20		-25		UNITS
		MIN	MAX	MIN	MAX	MIN	MAX	- 014113
	RE	AD CYCLE						
t _{RC}	Read Cycle Timing	17		20		25		ns
taa	Address Access Time		17		20		25	ns
tон	Output Hold from Address Change	3		5		5		ns
tea	E Low to Valid Data		17		20		25	ns
t _{ELZ}	E Low to Output Active ^{2,3}	5		5		5		ns
tenz	Ē High to Output High-Z ^{2,3}		7		8		10	ns
t _{GA}	G Low to Valid Data		6		7		8	ns
t _{GLZ}	G Low to Output Active ^{2,3}	0		0		0		ns
t _{GHZ}	G High to Output High-Z 2,3		5		8		10	ns
t _{PU}	E Low to Power Up Time 3	0		0		0		ns
t _{PD}	E High to Power Down Time 3		17		20		25	ns
	WF	ITE CYCLE			- 			
twc	Write Cycle Time	17		20		25		ns
tew	E Low to End of Write	12		13		15		ns
t _{AW}	Address Valid to End of Write	12		13		15		ns
tas	Address Setup	0		0		0		ns
t _{AH}	Address Hold From End of Write	0		0		0	:	ns
t _{WP}	W Pulse Width	12		13		15		ns
tow	Input Data Setup Time	8		9		10		ns
t _{DH}	Input Data Hold Time	0		0		0		ns
twnz	W Low to Output High-Z 2,3	0	7	0	8	0	10	ns
twLZ	W High to Output Active 2,3	3		5		5		ns

NOTES:

^{1.} AC Electrical Characteristics specified at 'AC Test Conditions' levels.

Active output to High-Z and High-Z to output active tests specified for a ±500 mV transition from steady state levels into the test load. Q_{Load} = 5 pF.

^{3.} Guaranteed but not tested.

CMOS 256K × 4 SRAM LH521002A

TIMING DIAGRAMS - READ CYCLE

Read Cycle No. 1

Chip is in Read Mode: \overline{W} is HIGH, \overline{E} and \overline{G} are LOW. Read cycle timing is referenced from when all addresses are stable until the first address transition. Crosshatched portion of DQ implies that data lines are in the Low-Z state and the data may not be valid.

Read Cycle No. 2

Chip is in Read Mode: \overline{W} is HIGH. Timing illustrated for the case when addresses are valid while \overline{E} goes LOW. Data Out is not specified to be valid until tea, but may become valid as soon as telz. Outputs will transition from High-Z to Valid Data Out. Data Out is valid after both tea and tea are met.




Figure 5. Read Cycle No. 1




Figure 6. Read Cycle No. 2

TIMING DIAGRAMS - WRITE CYCLE

Addresses must be stable during Write cycles. \overline{E} or \overline{W} must be HIGH during address transitions. The outputs will remain in the High-Z state if \overline{W} is LOW when \overline{E} goes LOW. Care should be taken so that the output drivers are disabled prior to placing the Input Data on the DQ lines. This will prevent bus contention, reducing system noise.

Write Cycle No. 1 (W Controlled)

Chip is selected: \overline{E} and \overline{G} are LOW. Using only \overline{W} to control Write cycles may not offer the best device performance, since both t_{WHZ} and t_{DW} timing specifications must be met.

Write Cycle No. 2 (E Controlled)

 \overline{G} is LOW. DQ lines may transition to Low-Z if the falling edge of \overline{W} occurs after the falling edge of \overline{E} .




Figure 7. Write Cycle No. 1





Figure 8. Write Cycle No. 2


CMOS 256K × 4 SRAM LH521002A

PACKAGE DIAGRAM



28-pin, 400-mil SOJ

ORDERING INFORMATION



SHARP

3180798 0015611 046