7-46-23-13

LH52258

CMOS 32K × 8 Static RAM

FEATURES

- Fast Access Times: 35/45/55 ns
- Low Power Standby When Deselected
- TTL Compatible I/O
- 5 V ± 10% Supply
- Fully Static Operation
- 2 V Data Retention
- Packages: 28-Pin, 300-mil DIP 28-Pin, 300-mil SOJ

FUNCTIONAL DESCRIPTION

The LH52258 is a high-speed 262,144 bit static RAM organized as $32K \times 8$. A fast, efficient design is obtained with a CMOS periphery and a matrix constructed with polysilicon load memory cells.

This RAM is fully static in operation. The Chip Enable (E) control permits Read and Write operations when active (LOW) or places the RAM in a low-power standby mode when inactive (HIGH). Standby power (IsB1) drops to its lowest level if E is raised to within 0.2 V of Vcc.

Write cycles occur when both Chip Enable (\overline{E}) and Write Enable (\overline{W}) are LOW. Data is transferred from the DQ pins to the memory location specified by the 15 address lines. Proper use of the Output Enable control (\overline{G}) can prevent bus contention.

When \overline{E} is LOW and \overline{W} is HIGH, a static Read will occur at the memory location specified by the address lines. \overline{G} must be brought LOW to enable the outputs. Since the device is fully static in operation, new Read cycles can be performed by simply changing the address.

High-frequency design techniques should be employed to obtain the best performance from this device. Solid, low-impedance power and ground planes, with high-frequency decoupling capacitors, are recommended. Series termination of the inputs should be considered when transmission line effects occur.

PIN CONNECTIONS




Figure 1. Pin Connections for DIP and SOJ Packages

CMOS 32K × 8 Static RAM




Figure 2. LH52258 Block Diagram

TRUTH TABLE

Ē	G	W	MODE	DQ	lcc
Н	Х	Х	Not Selected	High-Z	Standby
L	Н	Н	Selected	High-Z	Active
L	Ł	Н	Read	Data Out	Active
L	Х	L	Write	Data In	Active

NOTE:

X = Don't Care, L = LOW, H = HIGH

PIN DESCRIPTIONS

PIN	DESCRIPTION		
Ao A14	Address Inputs		
DQ ₀ – DQ ₇	Data Inputs/Outputs		
Ē	Chip Enable input		
G	Output Enable input		
W	Write Enable input		
Vcc	Positive Power Supply		
Vss	Ground		

T-46-23-13

ABSOLUTE MAXIMUM RATINGS 1

PARAMETER	RATING			
Vcc to Vss Potential	-0.5 V to 7 V			
Input Voltage Range	-0.5 V to Vcc + 0.5 V			
DC Output Current ²	± 40 mA			
Storage Temperature Range	-65°C to 150°C			
Power Dissipation (Package Limit)	1.0 W			

NOTES:

- 1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating for transient conditions only. Functional operation of the device at these or any other conditions above those indicated in the "Operating Range" of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. Outputs should not be shorted for more than 30 seconds. No more than one output should be shorted at any time.

OPERATING RANGES

SYMBOL	PARAMETER	MIN	ТҮР	MAX	UNIT
TA	Temperature, Ambient	0		70	°C
Vcc	Supply Voltage	4.5	5.0	5.5	٧
Vss	Supply Voltage	0	0	0	٧
V _{IL}	Logic "0" Input Voltage 1	-0.5		0.8	٧
ViH	Logic "1" Input Voltage	2.2		Vcc + 0.5	٧

NOTE:

1. Negative undershoot of up to 3.0 V is permitted once per cycle.

DC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP 1	MAX	UNIT
lcc1	Operating Current ²	G = V _{IH} , E = V _{IL} , lout = 0 mA All other Inputs = V _{IL} or V _{IH} minimum cycle time = 35 ns		130	170	mA
Icc1	Operating Current ²	G = V _{IH} , E = V _{IL} , lout = 0 mA All other Inputs = V _{IL} or V _{IH} minimum cycle time = 45 ns		110	155	mA
lcc1	Operating Current ²	G = V _{IH} , E = V _{IL} , lout = 0 mA All other Inputs = V _{IL} or V _{IH} minimum cycle time = 55 ns		100	155	mA
ISB1	Standby Current	Ē≥V _{CC} - 0.2 V		0.02	1	mA
ISB2	Standby Current	Ē≥V _{IH}		2	5	mA
lu	Input Leakage Current	V _{IN} = 0 V to V _{CC}	-2		2	μА
llo	I/O Leakage Current	V _{IN} = 0 V to V _{CC}	-2		2	μА
Vон	Output High Voltage	loн = -4.0 mA	2.4			٧
Vol	Output Low Voltage	loL = 8.0 mA			0.4	٧
V_{DR}	Data Retention Voltage	Ē≥Vcc - 0.2 V	2		5.5	٧
IDR	Data Retention Current	$V_{CC} = 3 \text{ V}, \overline{E} \ge V_{CC} - 0.2 \text{ V}$			200	μА

NOTE:

- Typical values at V_{CC} = 5 V, T_A = 25°C.
- 2. Icc is dependent upon output loading and cycle rates. Specified values are with outputs open, operating at specified cycle times.

T-46-23-13

AC TEST CONDITIONS

PARAMETER	RATING		
Input Pulse Levels	Vss to 3 V		
Input Rise and Fall Times	5 ns		
Input and Output Timing Ref. Levels	1.5 V		
Output Load, Timing Tests	Figure 3		

CAPACITANCE 1,2

PARAMETER	RATING
C _{IN} (Input Capacitance)	6 pF
C _{DQ} (I/O Capacitance)	8 pF

NOTES:

- 1. Capacitances are maximum values at 25°C measured at 1.0MHz with VBias = 0 V and Vcc = 5.0 V.
- 2. Guaranteed but not tested.

DATA RETENTION TIMING

E must be held above the lesser of VIH or Vcc - 0.2 V to assure proper operation when $V_{CC} < 4.5 \text{ V. } \overline{\text{E}}$ must be Vcc - 0.2 V or greater to meet IDR specification. All other inputs are "Don't Care."




Figure 3. Output Load Circuit




Figure 4. Data Retention Timing

AC ELECTRICAL CHARACTERISTICS ¹ (Over Operating Range)

T-46-23-13

SYMBOL	DESCRIPTION	_	-35		-45		-55	
	DESCRIPTION	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
	RE	AD CYCLE					•	
trc	Read Cycle Time	35		45		55		ns
taa	Address Access Time		35		45		55	ns
tон	Output Hold from Address Change	5		5		5		ns
tea .	E Low to Valid Data	-	35		45		55	ns
telz	E Low to Output Active 2,3	3		3		3		ns
tenz	E High to Output High-Z 2,3		15		20		25	ns
tga	G Low to Valid Data		15		20		25	ns
tgız	G Low to Output Active 2,3	3		3		3		ns
tgHZ	G High to Output High-Z 2,3		15		20		25	ns
teu	E Low to Power Up Time 3	.0		0		0		ns
tPD	E High to Power Down Time 3		35		45		55	ns
	WR	ITE CYCLE						
twc	Write Cycle Time	35		45		55		ns
tew	E Low to End of Write	30		40		50		ns
taw	Address Valid to End of Write	30		40		50		ns
tas	Address Setup	0		0		0		ns
tah	Address Hold from End of Write	0		0		0		ns
twp	W Pulse Width	20		25		25		ns
tow	Input Data Setup Time	15		20		25		ns
tDH	Input Data Hold Time	0		0		0		ns
twnz	W Low to Output High-Z 2,3		15		15		15	ns
twLz	W High to Output Active 2,3	0		0		0		ns

NOTES:

- 1. AC Electrical Characteristics specified at "AC Test Conditions" levels.
- 2. Active output to High-Z and High-Z to output active tests specified for a ±200 mV transition from steady state levels into the test load.
- 3. Guaranteed but not tested.

TIMING DIAGRAMS - READ CYCLE

Read Cycle No. 1

Chip is in Read Mode: \overline{W} is HIGH, \overline{E} is LOW and \overline{G} is LOW. Read cycle timing is referenced from when all addresses are stable until the first address transition. Crosshatched portion of Data Out implies that data lines are in the Low-Z state but the data is not guaranteed to be valid until taa.

Read Cycle No. 2

T-46-23-13

Chip is in Read Mode: W is HIGH. Timing illustrated for the case when addresses are valid before E goes LOW. Data Out is not specified to be valid until tea or tga. but may become valid as soon as telz or telz. Outputs will transition directly from High-Z to Valid Data Out. Valid data will be present following to only if tea timing is met.




Figure 5. Read Cycle No. 1




Figure 6. Read Cycle No. 2

TIMING DIAGRAMS - WRITE CYCLE

Addresses must be stable during Write cycles. The outputs will remain in the High-Z state if \overline{W} is LOW when \overline{E} goes LOW. If \overline{G} is HIGH, the outputs will remain in the High-Z state. Although these examples illustrate timing with \overline{G} active, it is recommended that \overline{G} be held HIGH for all Write cycles. This will prevent the LH52258's outputs from becoming active, preventing bus contention, thereby reducing system noise.

Write Cycle No. 1 (\overline{W} Controlled) T-46-23-13

Chip is selected: \overline{E} is LOW, \overline{G} is LOW. Using only \overline{W} to control Write cycles may not offer the best performance since both twHz and tow timing specifications must be met.

Write Cycle No. 2 (E Controlled)

 \overline{G} is LOW. DQ lines may transition to Low-2 if the falling edge of \overline{W} occurs after the falling edge of \overline{E} .




Figure 7. Write Cycle No. 1




Figure 8. Write Cycle No. 2

ORDERING INFORMATION

T-46-23-13

