

LH531000B

CMOS 1M (128K × 8) Mask-Programmable ROM

FEATURES

- 131,072 × 8 bit organization
- Access time: 150 ns (MAX.)
- Low power consumption:
Operating: 192.5 mW (MAX.)
Standby: 550 μW (MAX.)
- Programmable $\overline{CE}/\overline{OE}$ or $\overline{OE}/\overline{OE}$
- Static operation (Internal sync. system)
- TTL compatible I/O
- Three-state outputs
- Single +5 V power supply
- Packages:
28-pin, 600-mil DIP
28-pin, 450-mil SOP
44-pin, 14 × 14 mm² QFP
- Mask ROM specific pinout

DESCRIPTION

The LH531000B is a mask-programmable ROM organized as 131,072 × 8 bits. It is fabricated using silicon-gate CMOS process technology.

PIN CONNECTIONS




Figure 1. Pin Connections for DIP, SOP, and QFP Packages

SHARP CORP

61E D ■ 8180798 0009855 9T0 ■ SRPJ




Figure 2. LH531000B Block Diagram

PIN DESCRIPTION

SIGNAL	PIN NAME	NOTE
A ₀ - A ₁₆	Address input	
D ₀ - D ₇	Data output	
CE/ $\overline{\text{CE}}$ /OE/ $\overline{\text{OE}}$	Chip Enable input or Output Enable input	1

SIGNAL	PIN NAME	NOTE
V _{CC}	Power supply (+5 V)	
GND	Ground	

NOTE:

1. Active level of CE/ $\overline{\text{CE}}$ or OE/ $\overline{\text{OE}}$ is mask-programmable.

TRUTH TABLE

PIN 20 (DIP/SOP) or PIN 34 (QFP)	CE/ $\overline{\text{CE}}$	OE/ $\overline{\text{OE}}$	MODE	D ₀ - D ₇	SUPPLY CURRENT
CE type	H/L	—	Selected	Dout	Operating (I _{CC})
	L/H	—	Non selected	High-Z	Standby (I _{SB})
OE type	—	H/L	Selected	Dout	Operating (I _{CC})
	—	L/H	Non selected	High-Z	

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	RATING	UNIT	NOTE
Supply voltage	V _{CC}	-0.3 to +7.0	V	1
Input voltage	V _{IN}	-0.3 to V _{CC} +0.3	V	
Output voltage	V _{OUT}	-0.3 to V _{CC} +0.3	V	
Operating temperature	T _{opr}	0 to +70	°C	
Storage temperature	T _{stg}	-55 to +150	°C	

NOTE:

1. The maximum applicable voltage on any pin with respect to GND.

RECOMMENDED OPERATING CONDITIONS (T_A = 0 to +70°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply voltage	V _{CC}	4.5	5.0	5.5	V

DC CHARACTERISTICS (V_{CC} = 5 V ± 10%, T_A = 0 to +70°C)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Input 'Low' voltage	V _{IL}		-0.3		0.8	V	
Input 'High' voltage	V _{IH}		2.2		V _{CC} +0.3	V	
Output 'Low' voltage	V _{OL}	I _{OL} = 1.6 mA			0.4	V	
Output 'High' voltage	V _{OH}	I _{OH} = -400 μA	2.4			V	
Input leakage current	I _{LI}	V _{IN} = 0 V to V _{CC}			10	μA	
Output leakage current	I _{LO}	V _{OUT} = 0 V to V _{CC}			10	μA	1
Operating current	I _{CC1}	t _{RC} = 150 ns			35	mA	2
	I _{CC2}	t _{RC} = 1 μs			25		
	I _{CC3}	t _{RC} = 150 ns			30	mA	3
	I _{CC4}	t _{RC} = 1 μs			20		
Standby current	I _{SB1}	$\overline{CE} = V_{IH}$, CE = V _{IL}			2	mA	4
	I _{SB2}	$\overline{CE} = V_{CC} - 0.2$ V, CE = 0.2 V			100		

NOTES:

- CE/OE = V_{IL}, $\overline{CE}/\overline{OE} = V_{IH}$
- V_{IN} = V_{IH}/V_{IL}, CE = V_{IH}, $\overline{CE} = V_{IL}$ (CE type), outputs open
- V_{IN} = (V_{CC} - 0.2 V) or 0.2 V. CE = V_{CC} - 0.2 V, $\overline{CE} = 0.2$ V (CE type), outputs open
- CE type only

AC CHARACTERISTICS (V_{CC} = 5 V ± 10%, T_A = 0 to +70°C)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Read cycle time	t _{RC}		150			ns	
Address access time	t _{AA}				150	ns	
Chip enable access time	t _{ACE}	CE type			150	ns	
Output enable time	t _{OE}	OE type	10		80	ns	
Output hold time	t _{OH}		5			ns	
CE to output in High-Z	t _{CHZ}	CE type			70	ns	1
OE to output in High-Z	t _{OHZ}	OE type			70	ns	

NOTE:

1. This is the time required for the output to become high-impedance.

SHARP CORP

L1E D ■ 8180798 0009857 773 ■ SRPJ

AC TEST CONDITIONS

PARAMETER	RATING
Input voltage amplitude	0.6 V to 2.4 V
Input rise/fall time	10 ns
Input reference level	1.5 V
Output reference level	0.8 V and 2.2 V
Output load condition	1TTL +100 pF

CAPACITANCE ($V_{CC} = 5 V \pm 10\%$, $f = 1 \text{ MHz}$, $T_A = 25^\circ\text{C}$)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Input capacitance	C_{IN}			10	pF
Output capacitance	C_{OUT}			10	pF




Figure 3. Timing Diagram

ORDERING INFORMATION

