

# LH534000B

CMOS 4M (512K × 8 / 256K × 16)  
Mask-Programmable ROM

---

## FEATURES

- Memory organization selection:  
524,288 × 8 bit (byte mode)  
262,144 × 16 bit (word mode)
- $\overline{\text{BYTE}}$  input pin selects bit configuration
- Access time: 200 ns (MAX.)
- Low-power consumption:  
Operating: 275 mW (MAX.)  
Standby: 550  $\mu$ W (MAX.)
- Static operation (Internal sync. system)
- TTL compatible I/O
- Three-state outputs

- Single +5 V power supply
- Packages:  
40-pin, 600-mil DIP  
40-pin, 525-mil SOP  
48-pin, 12 × 18 mm<sup>2</sup> TSOP (Type I)  
44-pin, 14 × 14 mm<sup>2</sup> QFP  
44-pin, 10 × 10 mm<sup>2</sup> QFP
- X16 word-wide pinout

## DESCRIPTION

The LH534000B is a 4M bit mask-programmable ROM with two programmable memory organizations of byte and word modes. It is fabricated using silicon-gate CMOS process technology.

## PIN CONNECTIONS




Figure 1. Pin Connections for DIP, SOP, and QFP Packages




Figure 2. Pin Connections for TSOP Package




Figure 3. LH534000B Block Diagram

## PIN DESCRIPTION

| SIGNAL                           | PIN NAME                  | NOTE |
|----------------------------------|---------------------------|------|
| A <sub>1</sub>                   | Address input (BYTE mode) | 1    |
| A <sub>0</sub> - A <sub>17</sub> | Address input             |      |
| D <sub>0</sub> - D <sub>15</sub> | Data output               |      |
| CE                               | Chip enable input         |      |

| SIGNAL          | PIN NAME              | NOTE |
|-----------------|-----------------------|------|
| OE              | Chip enable input     |      |
| BYTE            | Byte/word mode switch |      |
| V <sub>cc</sub> | Power supply (+5 V)   |      |
| GND             | Ground                |      |

## NOTE:

1. D<sub>15</sub>/A<sub>1</sub> pin becomes LSB address input (A<sub>1</sub>) when the bit configuration is set in byte mode, and data output (D<sub>15</sub>) when in word mode. BYTE input pin selects bit configuration.

## TRUTH TABLE

| $\overline{CE}$ | $\overline{OE}$ | BYTE | A <sub>1</sub> | MODE         | D <sub>0</sub> - D <sub>7</sub>  | D <sub>8</sub> - D <sub>15</sub> | SUPPLY CURRENT                       |
|-----------------|-----------------|------|----------------|--------------|----------------------------------|----------------------------------|--------------------------------------|
| H               | X               | X    | X              | Non selected | High-Z                           |                                  | Standby ( <i>I</i> <sub>SB</sub> )   |
| L               | H               | X    | X              | Non selected | High-Z                           |                                  | Operating ( <i>I</i> <sub>CC</sub> ) |
| L               | L               | H    | Inhibit        | Word         | D <sub>0</sub> - D <sub>7</sub>  | D <sub>8</sub> - D <sub>15</sub> | Operating ( <i>I</i> <sub>CC</sub> ) |
| L               | L               | L    | L              | Byte         | D <sub>0</sub> - D <sub>7</sub>  | High-Z                           | Operating ( <i>I</i> <sub>CC</sub> ) |
| L               | L               | L    | H              | Byte         | D <sub>8</sub> - D <sub>15</sub> | High-Z                           | Operating ( <i>I</i> <sub>CC</sub> ) |

## NOTES:

1. X = H or L
2. The input state of **BYTE** must not be changed during operation. The **BYTE** pin must be set to either HIGH or LOW.

## ABSOLUTE MAXIMUM RATINGS

| PARAMETER             | SYMBOL           | RATING                       | UNIT | NOTE |
|-----------------------|------------------|------------------------------|------|------|
| Supply voltage        | V <sub>CC</sub>  | -0.3 to +7.0                 | V    | 1    |
| Input voltage         | V <sub>IN</sub>  | -0.3 to V <sub>CC</sub> +0.3 | V    |      |
| Output voltage        | V <sub>OUT</sub> | -0.3 to V <sub>CC</sub> +0.3 | V    |      |
| Operating temperature | T <sub>opr</sub> | 0 to +70                     | °C   |      |
| Storage temperature   | T <sub>stg</sub> | -55 to +150                  | °C   |      |

## NOTE:

1. The maximum applicable voltage on any pin with respect to GND.

RECOMMENDED OPERATING CONDITIONS (T<sub>A</sub> = 0 to +70°C)

| PARAMETER      | SYMBOL          | MIN. | TYP. | MAX. | UNIT |
|----------------|-----------------|------|------|------|------|
| Supply voltage | V <sub>CC</sub> | 4.5  | 5.0  | 5.5  | V    |

DC CHARACTERISTICS (V<sub>CC</sub> = 5 V ± 10%, T<sub>A</sub> = 0 to +70°C)

| PARAMETER              | SYMBOL           | CONDITIONS                                | MIN. | TYP. | MAX.                 | UNIT | NOTE |
|------------------------|------------------|-------------------------------------------|------|------|----------------------|------|------|
| Input 'Low' voltage    | V <sub>IL</sub>  |                                           | -0.3 |      | 0.8                  | V    |      |
| Input 'High' voltage   | V <sub>IH</sub>  |                                           | 2.2  |      | V <sub>CC</sub> +0.3 | V    |      |
| Output 'Low' voltage   | V <sub>OL</sub>  | I <sub>OL</sub> = 2.0 mA                  |      |      | 0.4                  | V    |      |
| Output 'High' voltage  | V <sub>OH</sub>  | I <sub>OH</sub> = -400 μA                 | 2.4  |      |                      | V    |      |
| Input leakage current  | I <sub>LI</sub>  | V <sub>IN</sub> = 0 V to V <sub>CC</sub>  |      |      | 10                   | μA   |      |
| Output leakage current | I <sub>LO</sub>  | V <sub>OUT</sub> = 0 V to V <sub>CC</sub> |      |      | 10                   | μA   | 1    |
| Operating current      | I <sub>CC1</sub> | t <sub>RC</sub> = 200 ns                  |      |      | 50                   | mA   | 2    |
|                        | I <sub>CC2</sub> | t <sub>RC</sub> = 1 μs                    |      |      | 45                   |      |      |
|                        | I <sub>CC3</sub> | t <sub>RC</sub> = 200 ns                  |      |      | 45                   | mA   | 3    |
|                        | I <sub>CC4</sub> | t <sub>RC</sub> = 1 μs                    |      |      | 40                   |      |      |
| Standby current        | I <sub>SB1</sub> | $\overline{CE} = V_{IH}$                  |      |      | 3                    | mA   |      |
|                        | I <sub>SB2</sub> | $\overline{CE} = V_{CC} - 0.2 V$          |      |      | 100                  | μA   |      |

## NOTES:

1.  $\overline{OE} = V_{IL}$ ,  $\overline{CE} = V_{IH}$
2. V<sub>IN</sub> = V<sub>IH</sub>/V<sub>IL</sub>,  $\overline{CE} = V_{IL}$ , outputs open
3. V<sub>IN</sub> = (V<sub>CC</sub> - 0.2 V) or 0.2 V,  $\overline{CE} = 0.2 V$ , outputs open

## CAUTION

To stabilize the power supply, it is recommended that a high-frequency bypass capacitor be connected between the V<sub>CC</sub> pin and the GND pin.

AC CHARACTERISTICS ( $V_{CC} = 5\text{ V} \pm 10\%$ ,  $T_A = 0\text{ to }+70^\circ\text{C}$ )

| PARAMETER                | SYMBOL    | MIN. | TYP. | MAX. | UNIT | NOTE |
|--------------------------|-----------|------|------|------|------|------|
| Read cycle time          | $t_{RC}$  | 200  |      |      | ns   |      |
| Address access time      | $t_{AA}$  |      |      | 200  | ns   |      |
| Chip enable access time  | $t_{ACE}$ |      |      | 200  | ns   |      |
| Output enable delay time | $t_{OE}$  |      |      | 80   | ns   |      |
| Output hold time         | $t_{OH}$  | 10   |      |      | ns   |      |
| CE to output in High-Z   | $t_{CHZ}$ |      |      | 80   | ns   | 1    |
| OE to output in High-Z   | $t_{OHZ}$ |      |      | 80   | ns   |      |

## NOTE:

1. This is the time required for the outputs to become high-impedance.

## AC TEST CONDITIONS

| PARAMETER               | RATING          |
|-------------------------|-----------------|
| Input voltage amplitude | 0.6 V to 2.4 V  |
| Input rise/fall time    | 10 ns           |
| Input reference level   | 1.5 V           |
| Output reference level  | 0.8 V and 2.2 V |
| Output load condition   | 1TTL +100 pF    |

CAPACITANCE ( $V_{CC} = 5\text{ V} \pm 10\%$ ,  $f = 1\text{ MHz}$ ,  $T_A = 25^\circ\text{C}$ )

| PARAMETER          | SYMBOL    | MIN. | TYP. | MAX. | UNIT |
|--------------------|-----------|------|------|------|------|
| Input capacitance  | $C_{IN}$  |      |      | 10   | pF   |
| Output capacitance | $C_{OUT}$ |      |      | 10   | pF   |




Figure 4. Timing Diagram

## ORDERING INFORMATION

| <u>LH534000B</u><br>Device Type                                                                       | <u>X</u><br>Package | <u>- ##</u><br>Speed |                                                                  |
|-------------------------------------------------------------------------------------------------------|---------------------|----------------------|------------------------------------------------------------------|
|                                                                                                       |                     | 20 200               | Access Time (ns)                                                 |
|                                                                                                       |                     |                      | { D 40-pin, 600-mil DIP (DIP40-P-600)                            |
|                                                                                                       |                     |                      | { N 40-pin, 525-mil SOP (SOP40-P-525)                            |
|                                                                                                       |                     |                      | { T 48-pin, 12 x 18 mm <sup>2</sup> TSOP (TSOP48-P-1218: Type I) |
|                                                                                                       |                     |                      | { Z 44-pin, 10 x 10 mm <sup>2</sup> QFP (QFP44-P-1010)           |
|                                                                                                       |                     |                      | { M 44-pin, 14 x 14 mm <sup>2</sup> QFP (QFP44-P-1414)           |
|                                                                                                       |                     |                      | CMOS 4M (512K x 8 or 256K x 16) Mask Programmable ROM            |
| <b>Example:</b> LH534000BD-20 (CMOS 4M (512K x 8) Mask Programmable ROM, 200 ns, 40-pin, 600-mil DIP) |                     |                      |                                                                  |

534000B-4