

LH53BV32R00

CMOS 32M (2M × 16/1M × 32) MROM

FEATURES

- 2,097,152 × 16 bit organization
(Word mode: $W = V_{IL}$)
1,048,576 × 32 bit organization
(Double Word mode: $W = V_{IH}$)
- Access time: 120 ns (MAX.)
Access time in page mode: 50 ns (MAX.)
- Supply current:
 - Operating: 100 mA (MAX.)
 - Standby: 150 μ A (MAX.)
- Three-state output
- Input/Output TTL compatible
- Supply voltage: 3.3 V ± 0.3 V
- Static operation
- Package:
70 pin, 500-mil SSOP
- Addressable page: 4 Double words
or 8 words
- Others:
 - Non programmable
 - Not designed or rated as radiation hardened
 - CMOS process (P type silicon substrate)

DESCRIPTION

The LH53BV32R00 is a 32M-bit mask-programmable ROM organized as 2,097,152 × 16 bits (Word mode) or 1,048,576 × 32 bits (Double Word mode). It is fabricated using silicon-gate CMOS process technology.

PIN CONNECTIONS





Figure 1. Pin Connections



PIN DESCRIPTION

SIGNAL	PIN NAME	SIGNAL	PIN NAME
A ₁ - A ₁	Address input (page mode operation)	CE	Chip enable input
A ₂ - A ₁₉	Address input	OE	Output enable input
D ₀ - D ₃₁	Data output	V _{CC}	Power supply (+3.3 V)
W	×16bit/×32 bit (word/double word) mode select input	GND	Ground
		NC	No connection

TRUTH TABLE

$\overline{CE}$	$\overline{OE}$	$\overline{W}$	A-1 (D ₃₁)	DATA OUTPUT		ADDRESS INPUT		SUPPLY CURRENT
				D ₀ - D ₁₅	D ₁₆ - D ₃₁	LSB	MSB	
H	X	X	X	High-Z	High-Z	—	—	Standby
L	H	X	X	High-Z	High-Z	—	—	Operating
L	L	H	—	D ₀ - D ₁₅	D ₁₆ - D ₃₁	A ₀	A ₁₉	Operating
L	L	L	L	D ₀ - D ₁₅	High-Z	A-1	A ₁₉	Operating
L	L	L	H	D ₁₆ - D ₃₁	High-Z	A-1	A ₁₉	Operating

NOTES:

X = Don't care; High-Z = High-impedance

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	RATING	UNIT
Supply voltage	V _{CC}	-0.3 to +4.6	V
Input voltage	V _{IN}	-0.3 to V _{CC} + 0.3	V
Output voltage	V _{OUT}	-0.3 to V _{CC} + 0.3	V
Operating temperature	T _{OPR}	0 to +70	°C
Storage temperature	T _{STG}	-65 to +150	°C

RECOMMENDED OPERATING CONDITIONS (T_A = 0 to +70°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply voltage	V _{CC}	3.0	—	3.6	V

DC ELECTRICAL CHARACTERISTICS ($V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$, $T_A = 0 \text{ to } +70^\circ\text{C}$)

PARAMETER	SYMBOL	CONDITIONS	MIN.	MAX.	UNIT	NOTE
Input 'High' voltage	V_{IH}	—	2.0	$V_{CC} + 0.3$	V	—
Input 'Low' voltage	V_{IL}	—	-0.3	0.8	V	—
Output 'High' voltage	V_{OH}	$I_{OH} = -400 \mu\text{A}$	2.4	—	V	—
Output 'Low' voltage	V_{OL}	$I_{OL} = 1.6 \text{ mA}$	—	0.4	V	—
Input leakage current	$ I_{LI} $	$V_{IN} = 0 \text{ V to } V_{CC}$	—	10	μA	—
Output leakage current	$ I_{LO} $	$V_{OUT} = 0 \text{ V to } V_{CC}$	—	10	μA	1
Operating current	I_{CC1}	$t_{RC} = 120 \text{ ns}$	—	100	mA	2
Standby current	I_{SB1}	$CE = V_{IH}$	—	2	mA	—
	I_{SB2}	$CE = V_{CC} - 0.2 \text{ V}$	—	150	μA	—
Input capacitance	C_{IN}	$f = 1 \text{ MHz}$, $T_A = 25^\circ\text{C}$	—	10	pF	—
Output capacitance	C_{OUT}		—	10	pF	—

NOTES:

1. $CE = V_{IH}$, $OE = V_{IH}$
2. $V_{IN} = V_{IH}$, V_{IL} , $CE = V_{IL}$, output is open

AC ELECTRICAL CHARACTERISTICS ($V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$, $T_A = 0 \text{ to } +70^\circ\text{C}$)

PARAMETER	SYMBOL	MIN.	MAX.	UNIT	NOTE
Read cycle time	t_{RC}	120	—	ns	—
Address access time	t_{AA}	—	120	ns	—
Chip enable access time	t_{ACE}	—	120	ns	—
Page address access time	t_{APA}	—	50	ns	—
Output enable delay time	t_{OE}	—	50	ns	—
Output hold time	t_{OH}	5	—	ns	—
Output floating time	t_{CHZ}	—	40	ns	1
	t_{OHZ}	—	40	ns	1

NOTE:


1. Determined by the time for the output to be opened. (Irrespective of output voltage)

AC TEST CONDITIONS

PARAMETER	RATING
Input voltage amplitude	0.4 V to 2.4 V
Input signal rise time	10 ns
Input signal fall time	10 ns
Input/Output reference level	1.4 V
Output load condition	1TTL + 100 pF


NOTE:

It is recommended that a decoupling capacitor be connected between V_{CC} and GND pin.



53BV32R00-3


Figure 3. Read Cycle



53BV32R00-4

Figure 4. Page Mode Read Cycle

PACKAGE DIAGRAM



ORDERING INFORMATION

