

LH53V16500

CMOS 16M ($2M \times 8/1M \times 16$)
3 V-Drive Mask-Programmable ROM

FEATURES

- 2,097,152 words $\times$ 8 bit organization (Byte mode)
1,048,576 words $\times$ 16 bit organization (Word mode)
- Access time: 150 ns (MAX.)
- Power consumption:
Operating: 126 mW (MAX.)
Standby: 108 μ W (MAX.)
- Static operation
- Three-state outputs
- Low power supply: 2.7 V to 3.6 V
- Packages:
44-pin, 600-mil SOP
48-pin, 12×18 mm² TSOP (Type I)

DESCRIPTION

The LH53V16500 is a 16M-bit mask-programmable ROM organized as $2,097,152 \times 8$ bits (Byte mode) or $1,048,576 \times 16$ bits (Word mode). It is fabricated using silicon-gate CMOS process technology.

PIN CONNECTIONS





Figure 1. Pin Connections for SOP Package



**Figure 2. Pin Connections for TSOP
(Type I) Package**




Figure 3. LH53V16500 Block Diagram

PIN DESCRIPTION

SIGNAL	PIN NAME	NOTE
A ₁ – A ₁₉	Address input	1
D ₀ – D ₁₅	Data output	1
BYTE	Byte/word mode switch	1
CE	Chip enable input	

SIGNAL	PIN NAME	NOTE
OE	Output enable input	
V _{CC}	Power supply (2.7 V to 3.6 V)	
GND	Ground	
NC	No connection	

NOTE:

- The D₁₅/A₁ pin becomes LSB address input (A₁) when the BYTE pin is set to be LOW in byte mode, and data output (D₁₅) when set to be HIGH in word mode.

TRUTH TABLE

$\overline{CE}$	$\overline{OE}$	$\overline{BYTE}$	A ₋₁ (D ₁₅)	DATA OUTPUT		ADDRESS INPUT		SUPPLY CURRENT
				D ₀ – D ₇	D ₈ – D ₁₅	LSB	MSB	
H	X	X	X	High-Z	High-Z	–	–	Standby (I _{SB})
L	H	X	X	High-Z	High-Z	–	–	Operating (I _{CC})
L	L	H	–	D ₀ – D ₇	D ₈ – D ₁₅	A ₀	A ₁₉	Operating (I _{CC})
L	L	L	L	D ₀ – D ₇	High-Z	A ₋₁	A ₁₉	Operating (I _{CC})
L	L	L	H	D ₈ – D ₁₅	High-Z	A ₋₁	A ₁₉	Operating (I _{CC})

NOTE:

X = H or L

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	RATING	UNIT
Supply voltage	V _{CC}	–0.3 to +4.6	V
Input voltage	V _{IN}	–0.3 to V _{CC} + 0.3	V
Output voltage	V _{OUT}	–0.3 to V _{CC} + 0.3	V
Operating temperature	T _{opr}	0 to +70	°C
Storage temperature	T _{stg}	–65 to +150	°C

RECOMMENDED OPERATING CONDITIONS (T_A = 0°C to +70°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply voltage	V _{CC}	2.7		3.6	V

DC CHARACTERISTICS (V_{CC} = 2.7 V to 3.6 V, T_A = 0°C to +70°C)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Input 'Low' voltage	V _{IL}		–0.3		0.2 V _{CC}	V	
Input 'High' voltage	V _{IH}		0.7 V _{CC}		V _{CC} + 0.3	V	
Output 'Low' voltage	V _{OL}	I _{OL} = 1.6 mA			0.4	V	
Output 'High' voltage	V _{OH}	I _{OH} = –400 μA	V _{CC} – 0.4			V	
Input leakage current	I _{LI}	V _{IN} = 0 V to V _{CC}			5	μA	
Output leakage current	I _{LO}	V _{OUT} = 0 V to V _{CC}			5	μA	1
Operating current	I _{CC1}	t _{RC} = 150 ns			35	mA	2
Standby current	I _{SB1}	$\overline{CE}$ = V _{IH}			1	mA	
	I _{SB2}	$\overline{CE}$ = V _{CC} – 0.2 V			30	μA	
Input capacitance	C _{IN}	f = 1 MHz			10	pF	
Output capacitance	C _{OUT}	T _A = 25°C			10	pF	

NOTES:

1. $\overline{CE}/\overline{OE}$ = V_{IH}
2. V_{IN} = V_{IH} or V_{IL}, $\overline{CE}$ = V_{IL}, outputs open

SHARP

■ 8180798 0016131 217 ■

4

AC CHARACTERISTICS ($V_{CC} = 2.7\text{ V to }3.6\text{ V}$, $T_A = 0^\circ\text{C to }+70^\circ\text{C}$)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTE
Read cycle time	t_{RC}	150			ns	
Address access time	t_{AA}			150	ns	
Chip enable access time	t_{ACE}			150	ns	
Output enable delay time	t_{OE}			70	ns	
Output hold time	t_{OH}	5			ns	
CE to output in High-Z	t_{CHZ}			60	ns	1
OE to output in Low-Z	t_{OHZ}			60	ns	1

NOTE:



1. This is the time required for the outputs to become high-impedance.

AC TEST CONDITIONS

PARAMETER	RATING
Input voltage amplitude	0.2 V_{CC} to 0.7 V_{CC}
Input rise/fall time	10 ns
Input reference level	1.4 V
Output reference level	1.4 V
Output load condition	1TTL + 100 pF


CAUTION

To stabilize the power supply, it is recommended that a high-frequency bypass capacitor be connected between the V_{CC} pin and the GND pin.

Figure 4. Byte Mode ($\text{BYTE} = V_{IL}$)Figure 5. Word Mode ($\text{BYTE} = V_{IH}$)

PACKAGE DIAGRAMS

44SOP (SOP044-P-0600)




DIMENSIONS IN MM [INCHES] MAXIMUM LIMIT
MINIMUM LIMIT

44SOP

44-pin, 600-mil SOP

48TSOP (TSOP048-P-1218)



DIMENSIONS IN MM [INCHES] MAXIMUM LIMIT
MINIMUM LIMIT

48TSOP

48-pin, 12 × 18 mm² TSOP (Type I)

ORDERING INFORMATION

LH53V16500
Device Type

X
Package

- N 44-pin, 600-mil SOP (SOP044-P-0600)
- T 48-pin, 12 x 18 mm² TSOP (Type I) (TSOP048-P-1218)
- TR 48-pin, 12 x 18 mm² TSOP (Type I) Reverse bend (TSOP048-P-1218)

CMOS 16M (2M x 8 or 1M x 16) Mask-Programmable ROM,
Low-Voltage Operation

Example: LH53V16500N (CMOS 16M (2M x 8 or 1M x 16) Mask-Programmable ROM, Low-Voltage Operation, 44-pin, 600-mil SOP)

53V16500-6

SHARP

■ 8180798 0016135 962 ■

S