

LH5420

256 × 36 × 2 Bidirectional FIFO

FEATURES

- Fast Cycle Times: 25/30/35 ns
- Two 256 × 36-bit FIFO Buffers
- Full 36-bit Word Width
- Selectable 36/18/9-bit Word Width on Port B
- Independently-Synchronized ('Fully Asynchronous') Operation of Port A and Port B
- 'Synchronous' Enable-Plus-Clock Control at Both Ports
- $\overline{R/W}$, Enable, Request, and Address Control Inputs are Sampled on the Rising Clock Edge
- Synchronous Request/Acknowledge 'Handshake' Capability; Use is Optional
- Device Comes Up Into a Known Default State at Reset; Programming is Allowed, but is not Required
- Asynchronous Output Enables
- Five Status Flags per Port: Full, Almost-Full, Half-Full, Almost-Empty, and Empty
- Almost-Full Flag and Almost-Empty Flag are Programmable
- Mailbox Registers with Synchronized Flags
- Data-Bypass Function
- Data-Retransmit Function
- Automatic Byte Parity Checking

* For PQFP-to-PGA conversion for thru-hole board designs, Sharp recommends ITT Pomona Electronics' SMT/PGA Generic Converter model #5853[®]. This converter maps the LH543620 132-pin PQFP to a generic 13 × 13, 132-pin PGA (100-mil pitch). For more information, contact Sharp or ITT Pomona Electronics at 1500 East Ninth Street, Pomona, CA 91766, (909) 469-2900.

- TTL/CMOS-Compatible I/O
- Space-Saving PQFP Package
- PQFP to PGA Package Conversion *

FUNCTIONAL DESCRIPTION

The LH5420 contains two FIFO buffers, FIFO #1 and FIFO #2. These operate in parallel, but in opposite directions, for bidirectional data buffering. FIFO #1 and FIFO #2 each are organized as 256 words by 36 bits. The LH5420 is ideal either for wide unidirectional applications or for bidirectional data applications; component count and board area are reduced.

The LH5420 has two 36-bit ports, Port A and Port B. Each port has its own port-synchronous clock, but the two ports may operate asynchronously relative to each other. Data flow is initiated at a port by the rising edge of the appropriate clock; it is gated by the corresponding edge-sampled enable, request, and read/write control signals. At the maximum operating frequency, the clock duty cycle may vary from 40% to 60%. At lower frequencies, the clock waveform may be quite asymmetric, as long as the minimum pulse-width conditions for clock-HIGH and clock-LOW remain satisfied; the LH5420 is a fully-static part.

Conceptually, the port clocks CK_A and CK_B are free-running, periodic 'clock' waveforms, used to control other signals which are edge-sampled. However, there actually is not any absolute requirement that these 'clock' waveforms *must* be periodic. An 'asynchronous' mode of operation is possible, in one or both directions, independently, if the appropriate enable and request inputs are continuously asserted, and enough aperiodic 'clock' pulses of suitable duration are generated by external logic to cause all necessary actions to occur.

A synchronous request/acknowledge handshake facility is provided at each port for FIFO data access. This request/acknowledge handshake resolves FIFO full and empty boundary conditions, when the two ports are operated asynchronously relative to each other.

FIFO status flags monitor the extent to which each FIFO buffer has been filled. Full, Almost-Full, Half-Full, Almost-Empty, and Empty flags are included for *each* FIFO. The Almost-Full and Almost-Empty flags are programmable over the entire FIFO depth, but are automatically initialized to eight locations from the respective FIFO boundaries at reset. A data block of 256 or fewer words may be retransmitted any desired number of times.

Two mailbox registers provide a separate path for passing control words or status words between ports.

PIN LIST

SIGNAL NAME	PQFP PIN NO.
A _{0A}	1
A _{1A}	2
A _{2A}	3
OE _A	4
FF ₁	6
AF ₁	7
HF ₁	8
PF _A	9
D _{17A}	10
D _{16A}	11
D _{15A}	12
D _{14A}	14
D _{13A}	15
D _{12A}	16
D _{11A}	17
D _{10A}	19
D _{9A}	20
D _{8A}	21
D _{7A}	23
D _{6A}	24
D _{5A}	25
D _{4A}	27
D _{3A}	28
D _{2A}	29
D _{1A}	31
D _{0A}	32
RS	33
RT ₁	34
D _{0B}	35
D _{1B}	36
D _{2B}	37
D _{3B}	39
D _{4B}	40
D _{5B}	41
D _{6B}	43
D _{7B}	44
D _{8B}	45
D _{9B}	47
D _{10B}	48
D _{11B}	49
D _{12B}	51
D _{13B}	52
D _{14B}	53
D _{15B}	54

SIGNAL NAME	PQFP PIN NO.
D _{16B}	56
D _{17B}	57
MBF ₁	58
AE ₁	59
EF ₁	60
ACK _B	61
REQ _B	63
EN _B	64
R/ \overline{W} _B	65
CK _B	66
A _{0B}	67
WS ₀	68
WS ₁	69
OE _B	70
FF ₂	72
AF ₂	73
HF ₂	74
PF _B	75
D _{18B}	76
D _{19B}	77
D _{20B}	78
D _{21B}	80
D _{22B}	81
D _{23B}	82
D _{24B}	83
D _{25B}	85
D _{26B}	86
D _{27B}	87
D _{28B}	89
D _{29B}	90
D _{30B}	91
D _{31B}	93
D _{32B}	94
D _{33B}	95
D _{34B}	97
D _{35B}	98
RT ₂	100
D _{35A}	101
D _{34A}	102
D _{33A}	103
D _{32A}	105
D _{31A}	106
D _{30A}	107
D _{29A}	109

SIGNAL NAME	PQFP PIN NO.
D _{28A}	110
D _{27A}	111
D _{26A}	113
D _{25A}	114
D _{24A}	115
D _{23A}	117
D _{22A}	118
D _{21A}	119
D _{20A}	120
D _{19A}	122
D _{18A}	123
MBF ₂	124
AE ₂	125
EF ₂	126
ACK _A	127
REQ _A	129
EN _A	130
R/ \overline{W} _A	131
CK _A	132
V _{CC}	5
V _{SSA}	13
V _{CCA}	18
V _{SSA}	22
V _{CCA}	26
V _{SSA}	30
V _{SSB}	38
V _{CCB}	42
V _{SSB}	46
V _{CCB}	50
V _{SSB}	55
V _{SS}	62
V _{CC}	71
V _{SSB}	79
V _{CCB}	84
V _{SSB}	88
V _{CCB}	92
V _{SSB}	96
V _{SS}	99
V _{SSA}	104
V _{CCA}	108
V _{SSA}	112
V _{CCA}	116
V _{SSA}	121
V _{SS}	128




Figure 2a. Simplified LH5420 Block Diagram




Figure 2b. Detailed LH5420 Block Diagram

PIN DESCRIPTIONS

PIN	PIN TYPE *	DESCRIPTION
GENERAL		
V _{CC} , V _{SS}	V	Power, Ground
RS	I	Reset
PORT A		
CK _A	I	Port A Free-Running Clock
R _W _A	I	Port A Edge-Sampled Read/Write Control
EN _A	I	Port A Edge-Sampled Enable
A _{0A} , A _{1A} , A _{2A}	I	Port A Edge-Sampled Address Pins
OE _A	I	Port A Level-Sensitive Output Enable
REQ _A	I	Port A Request/Enable
RT ₂	I	FIFO #2 Retransmit
D _{0A} – D _{35A}	I/O/Z	Port A Bidirectional Data Bus
FF ₁	O	FIFO #1 Full Flag (Write Boundary)
AF ₁	O	FIFO #1 Programmable Almost-Full Flag (Write Boundary)
HF ₁	O	FIFO #1 Half-Full Flag
AE ₂	O	FIFO #2 Programmable Almost-Empty Flag (Read Boundary)
EF ₂	O	FIFO #2 Empty Flag (Read Boundary)
MBF ₂	O	New-Mail-Alert Flag for Mailbox #2
PF _A	O	Port A Parity Flag
ACK _A	O	Port A Acknowledge
PORT B		
CK _B	I	Port B Free-Running Clock
R _W _B	I	Port B Edge-Sampled Read/Write Control
EN _B	I	Port B Edge-Sampled Enable
A _{0B}	I	Port B Edge-Sampled Address Pin
OE _B	I	Port B Level-Sensitive Output Enable
WS ₀ , WS ₁	I	Port B Word-Width Select
REQ _B	I	Port B Request/Enable
RT ₁	I	FIFO #1 Retransmit
D _{0B} – D _{35B}	I/O/Z	Port B Bidirectional Data Bus
FF ₂	O	FIFO #2 Full Flag (Write Boundary)
AF ₂	O	FIFO #2 Programmable Almost-Full Flag (Write Boundary)
HF ₂	O	FIFO #2 Half-Full Flag
AE ₁	O	FIFO #1 Programmable Almost-Empty Flag (Read Boundary)
EF ₁	O	FIFO #1 Empty Flag (Read Boundary)
MBF ₁	O	New-Mail-Alert Flag for Mailbox #1
PF _B	O	Port B Parity Flag
ACK _B	O	Port B Acknowledge

* I = Input, O = Output, Z = High-Impedance, V = Power Voltage Level

ABSOLUTE MAXIMUM RATINGS¹

PARAMETER	RATING
Supply Voltage to V _{SS} Potential	−0.5 V to 7 V
Signal Pin Voltage to V _{SS} Potential ³	−0.5 V to V _{CC} + 0.5 V
DC Output Current ²	± 40 mA
Storage Temperature Range	−65°C to 150°C
Power Dissipation (Package Limit)	2 Watts (Quad Flat Pack)

NOTES:

- Stresses greater than those listed under 'Absolute Maximum Ratings' may cause permanent damage to the device. This is a stress rating for transient conditions only. Functional operation of the device at these or any other conditions outside those indicated in the 'Operating Range' of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- Outputs should not be shorted for more than 30 seconds. No more than one output should be shorted at any time.
- Negative undershoot of 1.5 V in amplitude is permitted for up to 10 ns, once per cycle.

OPERATING RANGE

SYMBOL	PARAMETER	MIN	MAX	UNIT
T _A	Temperature, Ambient	0	70	°C
V _{CC}	Supply Voltage	4.5	5.5	V
V _{SS}	Supply Voltage	0	0	V
V _{IL}	Logic LOW Input Voltage ¹	−0.5	0.8	V
V _{IH}	Logic HIGH Input Voltage	2.2	V _{CC} + 0.5	V

NOTE:

- Negative undershoot of 1.5 V in amplitude is permitted for up to 10 ns, once per cycle.

DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
I _{LI}	Input Leakage Current	V _{CC} = 5.5 V, V _{IN} = 0 V To V _{CC}	−10	10	μA
I _{LO}	I/O Leakage Current	$\overline{OE} \geq V_{IH}$, 0 V ≤ V _{OUT} ≤ V _{CC}	−10	10	μA
V _{OL}	Logic LOW Output Voltage	I _{OL} = 8.0 mA		0.4	V
V _{OH}	Logic HIGH Output Voltage	I _{OH} = −2.0 mA	2.4		V
I _{CC}	Average Supply Current ¹	Measured at f _C = max		280	mA
I _{CC2}	Average Standby Supply Current ¹	All Inputs = V _{IHMIN} (Clock idle)		30	mA
I _{CC3}	Power-Down Supply Current ¹	All Inputs = V _{CC} − 0.2 V (Clock idle)		3	mA

NOTE:

- I_{CC}, I_{CC2}, and I_{CC3} are dependent upon actual output loading, and I_{CC} is also dependent on cycle rates. Specified values are with outputs open; and, for I_{CC}, operating at minimum cycle times.

AC TEST CONDITIONS


PARAMETER	RATING
Input Pulse Levels	V _{SS} to 3 V
Input Rise and Fall Times (10% to 90%)	5 ns
Output Reference Levels	1.5 V
Input Timing Reference Levels	1.5 V
Output Load, Timing Tests	Figure 3

CAPACITANCE^{1,2}

PARAMETER	RATING
C _{IN} (Input Capacitance)	8 pF
C _{OUT} (Output Capacitance)	8 pF

NOTES:

1. Sample tested only.
2. Capacitances are maximum values at 25°C, measured at 1.0 MHz, with V_{IN} = 0 V.

**Figure 3. Output Load Circuit**

AC ELECTRICAL CHARACTERISTICS¹ (V_{CC} = 5 V ± 10%, T_A = 0°C to 70°C)

SYMBOL	DESCRIPTION	-25		-30		-35		UNITS
		MIN	MAX	MIN	MAX	MIN	MAX	
f _{CC}	Clock Cycle Frequency	—	40	—	33	—	28.5	MHz
t _{CC}	Clock Cycle Time	25	—	30	—	35	—	ns
t _{CH}	Clock HIGH Time	10	—	12	—	15	—	ns
t _{CL}	Clock LOW Time	10	—	12	—	15	—	ns
t _{DS}	Data Setup Time	12	—	13	—	15	—	ns
t _{DH}	Data Hold Time	0	—	0	—	0	—	ns
t _{ES}	Enable Setup Time	13	—	15	—	15	—	ns
t _{EH}	Enable Hold Time	0	—	0	—	0	—	ns
t _{RWS}	Read/Write Setup Time	13	—	15	—	18	—	ns
t _{RWH}	Read/Write Hold Time	0	—	0	—	0	—	ns
t _{RQS}	Request Setup Time	15	—	18	—	21	—	ns
t _{RQH}	Request Hold Time	0	—	0	—	0	—	ns
t _{AS}	Address Setup Time ⁶	15	—	18	—	21	—	ns
t _{AH}	Address Hold Time ⁶	0	—	0	—	0	—	ns
t _A	Data Output Access Time	—	16	—	20	—	25	ns
t _{ACK}	Acknowledge Access Time ⁸	—	—	—	20	—	25	ns
t _{OH}	Output Hold Time	4	—	4	—	4	—	ns
t _{ZX}	Output Enable Time, \overline{OE} LOW to D ₀ – D ₃₅ Low-Z ²	5	—	5	—	5	—	ns
t _{ZZ}	Output Disable Time, \overline{OE} HIGH to D ₀ – D ₃₅ High-Z ²	—	15	—	20	—	25	ns
t _{EF}	Clock to \overline{EF} Flag Valid (Empty Flag)	—	22	—	25	—	30	ns
t _{FF}	Clock to \overline{FF} Flag Valid (Full Flag)	—	22	—	25	—	30	ns
t _{HF}	Clock to \overline{HF} Flag Valid (Half-Full)	—	22	—	25	—	30	ns
t _{AE}	Clock to \overline{AE} Flag Valid (Almost-Empty)	—	20	—	25	—	30	ns
t _{AF}	Clock to \overline{AF} Flag Valid (Almost-Full)	—	20	—	25	—	30	ns
t _{MBF}	Clock to \overline{MBF} Flag Valid (Mailbox Flag)	—	15	—	20	—	25	ns
t _{PF}	Data to Parity Flag Valid	—	17	—	20	—	25	ns
t _{RS}	Reset/Retransmit Pulse Width ⁷	40/25	—	52/30	—	65/35	—	ns
t _{RSS}	Reset/Retransmit Setup Time ³	20	—	25	—	30	—	ns
t _{RSH}	Reset/Retransmit Hold Time ³	10	—	15	—	20	—	ns
t _{RF}	Reset LOW to Flag Valid	—	35	—	40	—	45	ns
t _{FRL}	First Read Latency ⁴	25	—	30	—	35	—	ns
t _{FWL}	First Write Latency ⁵	25	—	30	—	35	—	ns
t _{BS}	Bypass Data Setup	15	—	18	—	21	—	ns
t _{BH}	Bypass Data Hold	5	—	5	—	5	—	ns
t _{BA}	Bypass Data Access	—	20	—	25	—	30	ns

NOTES:

- Timing measurements performed at 'AC Test Condition' levels.
- Values are guaranteed by design; not currently production tested.
- t_{RSS} and/or t_{RSH} need not be met unless a rising edge of CK_A occurs while EN_A is being asserted, or else a rising edge of CK_B occurs while EN_B is being asserted.
- t_{FRL} is the minimum first-write-to-first-read delay, following an empty condition, which is required to assure valid read data.
- t_{FWL} is the minimum first-read-to-first-write delay, following a full condition, which is required to assure successful writing of data.
- t_{AS}, t_{AH} address setup times and hold times need only be satisfied at clock edges which occur while the corresponding enables are being asserted.
- First number used only when CK_A or CK_B is enabled; t_{RS} = t_{RSS} + t_{CH} + t_{RSH}.
- The REQ/ACK facility is not available at cycle times less than 30 ns.

OPERATIONAL DESCRIPTION

Reset

The device is reset whenever the asynchronous Reset (\overline{RS}) input is taken LOW, and at least one rising edge and one falling edge of both CK_A and CK_B occur while \overline{RS} is LOW. A reset operation is required after power-up, before the first write operation may occur. The LH5420 is fully ready for operation after being reset. No device programming is required if the default states described below are acceptable.

A reset operation initializes the read-address and write-address pointers for FIFO #1 and FIFO #2 to those FIFO's first physical memory locations. If the respective outputs are enabled, the initial contents of these first locations appear at the outputs. FIFO and mailbox status flags are updated to indicate an empty condition. In addition, the programmable-status-flag offset values are initialized to eight. Thus, the $\overline{AE}_1/\overline{AE}_2$ flags get asserted within eight locations of an empty condition, and the $\overline{AF}_1/\overline{AF}_2$ flags likewise get asserted within eight locations of a full condition, for FIFO #1/FIFO #2 respectively.

Bypass Operation

During reset (whenever \overline{RS} is LOW) the device acts as a registered transceiver, bypassing the internal FIFO memories. Port A acts as the master port. A write or read operation on Port A during reset transfers data directly to or from Port B. Port B is considered to be the slave, and cannot perform write or read operations independently on its own during reset.

The direction of the bypass data transmission is determined by the $R\overline{W}_A$ control input, which does not get overridden by the \overline{RS} input. Here, a 'write' operation means passing data from Port A to Port B, and a 'read' operation means passing data from Port B to Port A.

The bypass capability may be used to pass initialization or configuration data directly between a master processor and a peripheral device during reset.

Address Modes

Address pins select the device resource to be accessed by each port. Port A has three resource-register-select inputs, A_{0A} , A_{1A} , and A_{2A} , which select between FIFO access, mailbox-register access, Control-Register access (write only), and Programmable Flag-Offset-Register access. Port B has a single address input, A_{0B} , to select between FIFO access or mailbox-register access.

The status of the resource-register-select inputs is sampled at the rising edge of an enabled clock (CK_A or CK_B). Resource-register select-input address definitions are summarized in Table 1.

Table 1. Resource-Register Addresses

A_{2A}	A_{1A}	A_{0A}	RESOURCE
PORT A			
H	H	H	FIFO
H	H	L	Mailbox
H	L	H	$\overline{AF}_2, \overline{AE}_2, \overline{AF}_1, \overline{AE}_1$ Flag Offsets Register (36-Bit Mode)
H	L	L	Control Register (Parity Mode)
L	H	H	\overline{AE}_1 Flag Offset Register
L	H	L	\overline{AF}_1 Flag Offset Register
L	L	H	\overline{AE}_2 Flag Offset Register
L	L	L	\overline{AF}_2 Flag Offset Register
A_{0B}			RESOURCE
PORT B			
H			FIFO
L			Mailbox

FIFO Write

Port A writes to FIFO #1, and Port B writes to FIFO #2. A write operation is initiated on the rising edge of a clock (CK_A or CK_B) whenever: the appropriate enable (EN_A or EN_B) is held HIGH; the appropriate request (REQ_A or REQ_B) is held HIGH; the appropriate Read/Write control ($R\overline{W}_A$ or $R\overline{W}_B$) is held LOW; the FIFO address is selected for the address inputs ($A_{2A}-A_{0A}$ or A_{0B}); and the prescribed setup times and hold times are observed for all of these signals. Setup times and hold times must also be observed on the data-bus pins ($D_{0A}-D_{35A}$ or $D_{0B}-D_{35B}$).

Normally, the appropriate Output Enable signal (\overline{OE}_A or \overline{OE}_B) is HIGH, to disable the outputs at that port, so that the data word present on the bus from external sources gets stored. However, a 'loopback' mode of operation also is possible, in which the data word supplied by the outputs of one internal FIFO is 'turned around' at the port and read back into the other FIFO. In this mode, the outputs at the port are not disabled. To remain within specification for all timing parameters, the Clock Cycle Frequency must be reduced slightly below the value which otherwise would be permissible for that speed grade of LH5420.

When a FIFO full condition is reached, write operations are locked out. Following the first read operation from a full FIFO, another memory location is freed up, and the corresponding Full Flag is deasserted ($\overline{FF} = \text{HIGH}$). The first write operation should begin no earlier than a First Write Latency (t_{FWL}) after the first read operation from a full FIFO, to ensure that correct read data are retrieved.

OPERATIONAL DESCRIPTION (cont'd)

FIFO Read

Port A reads from FIFO #2, and Port B reads from FIFO #1. A read operation is initiated on the rising edge of a clock (CK_A or CK_B) whenever: the appropriate enable (EN_A or EN_B) is held HIGH; the appropriate request (REQ_A or REQ_B) is held HIGH; the appropriate Read/Write control (R/W_A or R/W_B) is held HIGH; the FIFO address is selected for the address inputs (A_{2A} – A_{0A} or A_{0B}); and the prescribed setup times and hold times are observed for all of these signals. Read data becomes valid on the data-bus pins (D_{0A} – D_{35A} or D_{0B} – D_{35B}) by a time t_A after the rising clock (CK_A or CK_B) edge, provided that the data outputs are enabled.

OE_A and OE_B are assertive-LOW, asynchronous, Output Enable control input signals. Their effect is only to enable or disable the output drivers of the respective port. Disabling the outputs does *not* disable a read operation; data transmitted to the corresponding output register will remain available later, when the outputs again are enabled, unless it subsequently is overwritten.

When an empty condition is reached, read operations are locked out until a valid write operation(s) has loaded additional data into the FIFO. Following the first write to an empty FIFO, the corresponding empty flag (EF) will be deasserted (HIGH). The first read operation should begin no earlier than a First Read Latency (t_{FRL}) after the first write to an empty FIFO, to ensure that correct read data words are retrieved.

Dedicated FIFO Status Flags

Six dedicated FIFO status flags are included for Full (FF₁ and FF₂), Half-Full (HF₁ and HF₂), and Empty (EF₁ and EF₂). FF₁, HF₁, and EF₁ indicate the status of FIFO #1; and FF₂, HF₂, and EF₂ indicate the status of FIFO #2.

A Full Flag is asserted following the rising clock edge for a write operation that fills the FIFO. A Full Flag is deasserted following the falling clock edge for a read operation to a full FIFO. A Half-Full Flag is updated following the rising clock edge of a read or write operation to a FIFO. An Empty Flag is asserted following the rising clock edge for a read operation that empties the FIFO. An Empty Flag is deasserted following the falling clock edge for a write operation to an empty FIFO.

Programmable Status Flags

Four programmable FIFO status flags are provided, two for Almost-Full (AF₁ and AF₂), and two for Almost-Empty (AE₁ and AE₂). Thus, each port has two programmable flags to monitor the status of the two internal FIFO buffer memories. The offset values for these flags are initialized to eight locations from the respective FIFO boundaries during reset, but can be reprogrammed over the entire FIFO depth.

An Almost-Full Flag is asserted following the rising clock edge for a write operation that fills the FIFO. An

Almost-Full Flag is deasserted following the falling clock edge for a read operation to a full FIFO. An Almost-Empty Flag is asserted following the rising clock edge for a read operation that empties the FIFO. An Almost-Empty Flag is deasserted following the falling clock edge for a write operation to an empty FIFO.

Flag offsets may be written or read through the Port A data bus. All four programmable FIFO status flag offsets can be set simultaneously through a single 36-bit status word; or, each programmable flag offset can be set individually, through one of four eight-bit status words. Table 3 illustrates the data format for flag-programming words, and Table 4 defines the meaning of each of the five flags.

WARNING: Control inputs which may affect the computation of flag values at a port generally should not change while the clock for that port is HIGH, since some updating of flag values takes place on the *falling* edge of the clock.

Mailbox Operation

Two mailbox registers are provided for passing system hardware or software control/status words between ports. Each port can read its own mailbox and write to the other port's mailbox. Mailbox access is performed on the rising edge of the controlling FIFO's clock, with the mailbox address selected and the enable (EN_A or EN_B) HIGH. That is, writing to Mailbox Register #1, or reading from Mailbox Register #2, is synchronized to CK_A; and writing to Mailbox Register #2, or reading from Mailbox Register #1, is synchronized to CK_B.

The R/W_{A/B} and OE_{A/B} pins control the direction and availability of mailbox-register accesses. Each mailbox register has its own New-Mail-Alert Flag (MBF₁ and MBF₂), which is synchronized to the reading port's clock. These New-Mail-Alert Flags are status indicators only, and cannot inhibit mailbox-register read or write operations.

Request/Acknowledge Handshake

Synchronous, request/acknowledge handshake feature is provided for each port, to perform boundary synchronization between asynchronously-operated ports. It operates only during normal FIFO operation at that port. The use of this feature is optional. When it is used, the Request input (REQ_{A/B}) is sampled at a rising clock edge. With REQ_{A/B} HIGH, R/W_{A/B} determines whether a FIFO read operation or a FIFO write operation is being requested. The Acknowledge output (ACK_{A/B}) is updated during the following clock cycle(s). ACK_{A/B} meets the setup and hold time requirements of the Enable input (EN_A or EN_B). Therefore, ACK_{A/B} may be tied back to the enable input to directly gate FIFO accesses, at a slight decrease in maximum operating frequency.

The assertion of ACK_{A/B} signifies that REQ_{A/B} was asserted. However, ACK_{A/B} does not depend logically on EN_{A/B}; and thus the assertion of ACK_{A/B} does *not* prove that a FIFO write access or a FIFO read access actually took place. While REQ_{A/B} and EN_{A/B} are being held

OPERATIONAL DESCRIPTION (cont'd)

HIGH, $ACK_{A/B}$ may be considered as a synchronous, predictive boundary flag. That is, $ACK_{A/B}$ acts as a synchronized predictor of the Almost-Full Flag \overline{AF} for write operations, or as a synchronized predictor of the Almost-Empty Flag \overline{AE} for read operations.

Outside the 'almost-full' region and the 'almost-empty' region, $ACK_{A/B}$ remains continuously HIGH whenever $REQ_{A/B}$ is held continuously HIGH. Within the 'almost-full' region or the 'almost-empty' region, $ACK_{A/B}$ occurs only on every *third* cycle. Assuming that $ACK_{A/B}$ is being used to control $EN_{A/B}$, this repetition-rate decrease can help to prevent an overrun of the FIFO's actual full or empty boundaries, and to ensure that the t_{FWL} (first write latency) and t_{FRL} (first read latency) specifications are satisfied before $ACK_{A/B}$ is received.

The 'almost-full region' is defined as 'that region, where the Almost-Full Flag is being asserted'; and the 'almost-empty region' as 'that region, where the Almost-Empty Flag is being asserted.' Thus, the extent of these 'almost' regions depends on how the system has programmed the offset values for the Almost-Full Flags and the Almost-Empty Flags. If the system has *not* programmed them, then these offset values remain at their default values, eight in each case.

If a write attempt is unsuccessful because the corresponding FIFO is full, or if a read attempt is unsuccessful because the corresponding FIFO is empty, $ACK_{A/B}$ is *not* asserted in response to $REQ_{A/B}$.

If the REQ/ACK handshake is not used, then the $REQ_{A/B}$ input may be used as a second enable input, at a possible minor loss in maximum operating speed. In this case, the $ACK_{A/B}$ output may be ignored.

WARNING: Whether or not the REQ/ACK handshake is being used, the $REQ_{A/B}$ input for a port *must* be asserted for the corresponding FIFO to operate.

Data Retransmit

A retransmit operation resets the read-address pointer of the corresponding FIFO (#1 or #2) back to the first FIFO physical memory location, so that data may be reread. The write pointer is not affected. The status flags are updated; and a block of up to 256 data words, which previously had been written into and read from a FIFO, can be retrieved. The block to be retransmitted is bounded by the first FIFO memory location, and the FIFO memory location addressed by the write pointer. FIFO #1 retransmit is initiated by strobing the \overline{RT}_1 pin LOW. FIFO #2 retransmit is initiated by strobing the \overline{RT}_2 pin LOW. Read and write operations to a FIFO should be stopped while the corresponding Retransmit signal is being asserted.

Parity Check

The Parity Check Flags, \overline{PFA} and \overline{PFB} , are asserted (LOW) whenever there is a parity error in the data word present on the Port A data bus or the Port B data bus

respectively. The inputs to the parity-evaluation logic come directly (via isolation transistors) from the data-bus bonding *pads*, in each case.

The four bytes of a 36-bit data word are grouped as $D_0 - D_8$, $D_9 - D_{17}$, $D_{18} - D_{26}$, and $D_{27} - D_{35}$. The parity of each nine-bit byte is individually checked, and the four single-bit parity indications are logically inclusive-ORed to produce the Parity-Flag output. Parity checking is initialized for odd parity at reset, but can be reprogrammed for even parity or for odd parity during operation. Control-Register bit 0 (zero) selects the parity mode, odd or even (see Table 3).

All nine bits of each byte are treated alike by the parity logic. The byte parity over the nine bits is compared with the Parity Mode bit in the Control Register, to generate a byte-parity-error indication. Then, the four byte-parity-error signals are NORed together, to compute the assertive-LOW parity-flag value.

Word-Width Selection on Port B

The word width of data access on Port B is selected by the WS_0 and WS_1 control inputs. WS_0 and WS_1 both are tied HIGH for 36-bit access; they both are tied LOW for single-byte access. For double-byte access, WS_0 is tied HIGH and WS_1 is tied LOW.

In the single-byte-access or double-byte-access modes, FIFO write operations on Port B essentially pack the data to form 36-bit words, as viewed from Port A. Similarly, single-byte or double-byte FIFO read operations on Port B essentially unpack 36-bit words through a series of shift operations. FIFO status flags are updated following the last access which forms a complete 36-bit transfer.

Since the values for each status flag are computed by logic directly associated with one of the FIFO-memory arrays, and not by logic associated with Port B, *the flag values reflect the array fullness situation in terms of complete 36-bit words, and not in terms of bytes or double bytes.*

However, there is no such restriction for switching from writing to reading, or from reading to writing, at Port B. As long as t_{RWS} , t_{DS} , and t_A are satisfied, RWB may change state after *any* single-byte or double-byte access, and not only after a full 36-bit-word access.

Also, the word-width-writing feature continues to operate properly in 'loopback' mode.

Note that the programmable word-width-matching feature is *only* supported for FIFO accesses. Mailbox and Data Bypass operations do *not* support word-width matching between Port A and Port B. Tables 2, 3, and 4, and Figures 4a and 4b summarize word-width selection for Port B.

Table 2. Port B Word-Width Selection

WS_1	WS_0	PORT B DATA WIDTH
H	H	36-Bit
H	L	(Reserved)
L	H	18-Bit
L	L	9-Bit

Table 3. Resource-Register Programming

RESOURCE-REGISTER ADDRESS			RESOURCE-REGISTER CONTENTS							
A _{2A}	A _{1A}	A _{0A}								
H	H	H	NORMAL FIFO OPERATION							
			D _{35A} D _{0A}							
			X... ...X							
H	H	L	MAILBOX							
			D _{35A} D _{0A}							
			X... ...X							
H	L	H	AF ₂ , AE ₂ , AF ₁ , AE ₁ FLAG OFFSETS REGISTER (36-BIT MODE)							
			D _{35A}	D _{34A} ... D _{27A}	D _{26A}	D _{25A} ... D _{18A}	D _{17A}	D _{16A} ... D _{9A}	D _{8A}	D _{7A} ... D _{0A}
			X	AF ₂ Offset ¹	X	AE ₂ Offset ¹	X	AF ₁ Offset ¹	X	AE ₁ Offset ¹
H	L	L	CONTROL REGISTER (WRITE-ONLY) PARITY							
			D _{35A} D _{1A} D _{0A}							
			X... ...X Parity Mode ²							
L	H	H	8-BIT AE ₁ FLAG OFFSET REGISTER							
			D _{35A} D _{8A} D _{7A} ... D _{0A}							
			X... ...X AE ₁ Offset ¹							
L	H	L	8-BIT AF ₁ FLAG OFFSET REGISTER							
			D _{35A} D _{8A} D _{7A} ... D _{0A}							
			X... ...X AF ₁ Offset ¹							
L	L	H	8-BIT AE ₂ FLAG OFFSET REGISTER							
			D _{35A} D _{8A} D _{7A} ... D _{0A}							
			X... ...X AE ₂ Offset ¹							
L	L	L	8-BIT AF ₂ FLAG OFFSET REGISTER							
			D _{35A} D _{8A} D _{7A} ... D _{0A}							
			X... ...X AF ₂ Offset ¹							

NOTES:

1. All four programmable-flag-offset values are initialized to eight (8) during a reset operation.
2. Odd parity = HIGH; even parity = LOW. The parity mode is initialized to odd during a reset operation.

Table 4. Flag Definition Table¹

FLAG	VALID FULL-WORD READ CYCLES REMAINING				VALID FULL-WORD WRITE CYCLES REMAINING			
	FLAG = LOW		FLAG = HIGH		FLAG = LOW		FLAG = HIGH	
	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX
FF	256	256	0	255	0	0	1	256
AF	256-p	256	0	255-p	0	p	p + 1	256
HF	129	256	0	128	0	127	128	256
AE	0	q	q + 1	256	256-q	256	0	255-q
EF	0	0	1	256	256	256	0	255

NOTE:

1. q = Programmable-Almost-Empty offset value. (Default value: q = 8.)
2. p = Programmable-Almost-Full offset value. (Default value: p = 8.)

SHARP

8180798 0016251 T96

12

PORT B WORD-WIDTH SELECTION




Figure 4a. 36-to-18 Funneling Through FIFO #1




Figure 4b. 36-to-9 Funneling Through FIFO #1

NOTES:

1. The heavy black borders on register segments indicate the main data path, suitable for most applications. Alternate paths feature a different ordering of bytes within a word, at Port B.
2. The funneling process does not change the ordering of bits within a byte. Halfwords (Figure 4a) or bytes (Figure 4b) are transferred in parallel form from Port A to Port B.
3. The word-width setting may be changed during system operation; however, two clock intervals should be allowed for these signals to settle, before again attempting to read D_{0B} – D_{35B}, and three dummy words should be passed through initially. Also, incomplete data words may occur when the word width is changed from shorter to longer, at an inappropriate point in the data block passing through the FIFO. To avoid such incomplete data words, and to achieve proper synchronization, 'dummy' partial words should be supplied to complete the final longer word.

PORT B WORD-WIDTH SELECTION




Figure 5a. 18-to-36 Defunneling Through FIFO #2





Figure 5b. 9-to-36 Defunneling Through FIFO #2

NOTES:

1. The heavy black borders on register segments indicate the only data paths used. The other byte segments of Port B do not participate in the data path during defunneling.
2. The defunneling process does not change the ordering of bits within a byte. Halfwords (Figure 5a) or bytes (Figure 5b) are transferred in parallel form from Port B to Port A.
3. The word-width setting may be changed during system operation; however, two clock intervals should be allowed for these signals to settle, before again attempting to send data, and three dummy words should be passed through initially. Also, incomplete data words may occur when the word width is changed from shorter to longer, at an inappropriate point in the data block passing through the FIFO. To avoid such incomplete data words, and to achieve proper synchronization, 'dummy' partial words should be supplied to complete the final longer word.


TIMING DIAGRAMS



5420-26

Figure 6. Reset Timing


TIMING DIAGRAMS (cont'd)



5420-27

Figure 7. Data Bypass Timing

TIMING DIAGRAMS (cont'd)




NOTES:

1. The Port A Parity Error Flag (\overline{PF}_A) reflects the parity status of data present on the data bus.
2. The status of \overline{OE}_A does not gate read or write operations.
3. If \overline{OE}_A is left LOW during a write operation, then the previous data held in the output latch is written back into FIFO #1.

5420-24

Figure 8. Port A FIFO Read/Write


TIMING DIAGRAMS (cont'd)



5420-25

Figure 9. Port B FIFO Read/Write

TIMING DIAGRAMS (cont'd)



NOTES:

- Both edges of \overline{MBF}_2 are synchronized to the Port A clock, CK_A .
- Both edges of \overline{MBF}_1 are synchronized to the Port B clock, CK_B .
- There is a maximum of two CK_B clock cycles of synchronization latency before \overline{MBF}_1 is asserted to indicate valid new mailbox data. If CK_B and CK_A are identical, there is a maximum of one clock cycle.
- The status of mailbox flags does not prevent mailbox read or write operations.

5420-22

Figure 10. Port A Mailbox Access

8180798 0016258 340

SHARP

R

TIMING DIAGRAMS (cont'd)





Figure 11. Port B Mailbox Access

TIMING DIAGRAMS (cont'd)



NOTES:

1. For valid flag address codes and data formats, see Table 3.
2. If flag status is altered by flag programming, the updated flags will be valid within a time t_{RF} .
3. The Control Register may be loaded as shown here, with A_{2A} , A_{1A} , A_{0A} = HLL. However, it is not available for reading back.

5420-18

Figure 12. Flag Programming

TIMING DIAGRAMS (cont'd)




Figure 13. Empty Flag Timing




Figure 14. Almost-Empty Flag Timing

TIMING DIAGRAMS (cont'd)




Figure 15. Full Flag Timing




Figure 16. Almost-Full Flag Timing

TIMING DIAGRAMS (cont'd)




Figure 17. Half-Full Flag Timing





Figure 18. FIFO #2 Retransmit

TIMING DIAGRAMS (cont'd)




NOTES:

1. t_{RSS} and t_{RSH} need not be met unless a rising edge of CK_A or CK_B occurs while that clock is enabled.
2. t_{RSS} is the time needed to deassert \overline{RT}_1 before returning to a normal FIFO cycle.
3. t_{RSH} is the time needed before asserting \overline{RT}_1 after a normal FIFO cycle.

5420-21

Figure 19. FIFO #1 Retransmit

TIMING DIAGRAMS (cont'd)




NOTES:

1. A_{2A} , A_{1A} , A_{0A} , and A_{0B} are all held HIGH for FIFO access.
2. $\overline{OE_A}$ is held HIGH.
3. $\overline{OE_B}$ is held LOW.
4. t_{FRL} (First Read Latency) - The first read following an empty condition may begin no earlier than t_{FRL} after the first write to an empty FIFO, to ensure that valid read data is retrieved.

5420-16

Figure 20. FIFO #1 Write and Read Operation in Near-Empty Region

TIMING DIAGRAMS (cont'd)




NOTES:

1. $\overline{A_{2A}}$, A_{1A} , A_{0A} , and A_{0B} are all held HIGH for FIFO access.
2. $\overline{OE_B}$ is held HIGH.
3. $\overline{OE_A}$ is held LOW.
4. t_{FRL} (First Read Latency) - The first read following an empty condition may begin no earlier than t_{FRL} after the first write to an empty FIFO, to ensure that valid read data is retrieved.

5420-17

Figure 21. FIFO #2 Write and Read Operation in Near-Empty Region

TIMING DIAGRAMS (cont'd)




NOTES:

1. A_{2A} , A_{1A} , and A_{0A} all are held HIGH for FIFO access at Port A.
 A_{0B} is held HIGH for FIFO access at Port B.
2. \overline{OE}_A is held HIGH.
3. \overline{OE}_B is held LOW.
4. t_{FWL} (First Write Latency) - The first write following a full condition may begin no earlier than t_{FWL} after the first read from a full FIFO, to ensure that valid write data is written.

5420-14

Figure 22. FIFO #1 Read and Write Operation in Near-Full Region

TIMING DIAGRAMS (cont'd)



NOTES:


1. A_{2A}, A_{1A}, and A_{0A} all are held HIGH for FIFO access at Port A.
A_{0B} is held HIGH for FIFO access at Port B.
2. $\overline{\text{OE}}_{\text{B}}$ is held LOW.
3. $\overline{\text{OE}}_{\text{A}}$ is held HIGH.
4. t_{FWL} (First Write Latency) - The first write following a full condition may begin no earlier than t_{FWL} after the first read from a full FIFO, to ensure that valid write data is written.

5420-15

Figure 23. FIFO #2 Read and Write Operation in Near-Full Region


297

TIMING DIAGRAMS (cont'd)



5420-13

Figure 24. Port B Double-Byte FIFO #1 Read Access for 36-to-18 Funneling



5420-12

Figure 25. Port B Double-Byte FIFO #2 Write Access for 18-to-36 Defunneling

TIMING DIAGRAMS (cont'd)




Figure 26. Port B Single-Byte FIFO #1 Read Access for 36-to-9 Funneling

TIMING DIAGRAMS (cont'd)




Figure 27. Port B Single-Byte FIFO #2 Write Access for 9-to-36 Defunneling




Figure 28. Write Request/Acknowledge Handshake

TIMING DIAGRAMS (cont'd)





Figure 29. Read Request/Acknowledge Handshake

PACKAGE DIAGRAM



132-pin PQFP

SHARP

■ 8180798 0016273 657 ■

34

ORDERING INFORMATION

