

## ARINC 429 LINE DRIVER

## DESCRIPTION

The DD-03182 device is a line driver chip that transmits data on the serial data bus in accordance with the "ARINC Specification 429 Mark 33 Digital Information Transfer System" (ARINC 429). This device can be used with DDC's DD-03296 discrete-to-digital device, in conjunction with the DD03282 transceiver chip or the DD00429 microprocessor interface.

The line driver receives TTL information on the Data $/$ Data $_{B}$ input pins and transmits it out on the Aout/Bout output pins. The output voltage level is programmable via the Vref input
pin. The output pins are also protected against short circuits from aircraft power. The slew rate of the DD-03182 can be programmed for either High (100 kbit) or Low (12.5 kbit) speed via two external timing capacitors connected to the $C_{A} / C_{B}$ input pins.

## APPLICATIONS

The DD-03182 can be used for many different applications ranging from flight critical to nonessential. Surface mount, DIP and PLCC package configurations are available. Military temperature range is also available if required.

FEATURES

- Plastic 14-Pin SOIC Package Available with or without Fuse
- Pin-For-Pin Alternative for Most Harris/Holt/Raytheon Applications
- Programmable Output Voltage Level
- Short-Circuit Protection on Outputs
- Programmable Slew and Data Rates


FIGURE 1. DD-03182 BLOCK DIAGRAM

TABLE 1. DD-03182 SPECIFICATIONS

| PARAMETER | UNITS | MIN | TYP | MAX |
| :---: | :---: | :---: | :---: | :---: |
| ABSOLUTE MAXIMUM RATINGS <br> Voltage between PINS <br> +V and -V <br> $V_{1}$ and GND <br> $V_{\text {REF }}$ and GND <br> Output Short-circuit Protection <br> Output Overvoltage Protection <br> Power Dissipation | $\begin{aligned} & V \\ & V \\ & V \end{aligned}$ | See See See | 1 <br> 2 <br> E 2 | $\begin{gathered} 40 \\ 7 \\ 6 \end{gathered}$ |
| POWER SUPPLY REQUIREMENTS <br> +V <br> -V <br> $V_{1}$ <br> $\mathrm{V}_{\text {REF }}$ (for ARINC 429) <br> $\mathrm{V}_{\text {REF }}$ (for other applications) | VDC <br> VDC <br> VDC <br> VDC <br> VDC | $\begin{gathered} 11.4 \\ -11.4 \\ 4.75 \\ 4.75 \\ 0 \end{gathered}$ | $\begin{gathered} 15 \\ -15 \\ 5 \\ 5 \end{gathered}$ | $\begin{gathered} 16.5 \\ -16.5 \\ 5.25 \\ 5.25 \end{gathered}$ |
| THERMAL <br> Operating Ambient <br> Temperature <br> Ceramic <br> Plastic <br> Storage Temperature <br> Lead Temperature <br> (localized 10 sec duration) <br> Thermal Resistance: <br> Junction to Case $\theta_{\mathrm{jc}}$ <br> DD-03182DC <br> Junction to Ambient $\theta_{\mathrm{ja}}$ <br> (see Note 3) <br> DD-03182DC <br> DD-03182PP <br> DD-03182GP <br> DD-03182VP <br> Max. Junction Temperature | ${ }^{\circ} \mathrm{C}$ ${ }^{\circ} \mathrm{C}$ ${ }^{\circ} \mathrm{C}$ ${ }^{\circ} \mathrm{C}$ | $\begin{aligned} & -55 \\ & -40 \\ & -65 \end{aligned}$ | $\begin{gathered} 15 \\ \\ 75 \\ 95 \\ 115 \\ 130 \end{gathered}$ | $\begin{gathered} +125 \\ +85 \\ +150 \\ +300 \end{gathered}$ |
| $\begin{aligned} & \hline \text { SIZE } \\ & \text { DD-03182VP } \\ & \text { DD-03182DC } \\ & \text { DD-03182GP } \\ & \text { DD-03182PP } \end{aligned}$ | in. <br> (mm.) <br> in. <br> (mm.) <br> in. <br> (mm.) <br> in. <br> (mm.) | $\begin{gathered} 0.344 \times 0.158 \times 0.069 \\ (8.737 \times 4.013 \times 1.753) \\ 0.785 \times 0.291 \times 0.160 \\ (19.939 \times 7.391 \times 4.064) \\ 0.413 \times 0.300 \times 0.082 \\ (10.490 \times 7.620 \times 2.080) \\ 0.454 \times 0.454 \times 0.155 \\ (11.53 \times 11.53 \times 3.94) \end{gathered}$ |  |  |
| $\begin{aligned} & \text { WEIGHT } \\ & \text { DD-03182VP } \\ & \text { DD-03182DC } \\ & \text { DD-03182GP } \\ & \text { DD-03182PP } \end{aligned}$ | $\begin{aligned} & \text { oz. (g.) } \\ & \text { oz. (g.) } \\ & \text { oz. (g.) } \\ & \text { oz. (g.) } \end{aligned}$ | $\begin{aligned} & 0.01(0.28) \\ & 0.08(2.26) \\ & 0.02(0.57) \\ & 0.04(1.13) \end{aligned}$ |  |  |

## Notes:

1. Both outputs can be shorted to ground or to each other, at $+25^{\circ} \mathrm{C}$ ambient temperature.
2. Both outputs are fused between 0.5 Amp DC and 1.0 Amp DC to prevent an overvoltage fault from coupling onto the system power bus.
3. Thermal resistance when mounted on a 4" x 4" FR4 PC board in a horizontal position, still air.

## GENERAL

The ARINC 429 standard is widely used in the civil aerospace market (commercial aircraft). ARINC 429 operates at either 12 to 14.5 or 100 kbits on a simplex bus. A simplex bus is one on which there is only one transmitter but multiple receivers (up to a maximum of 20 in the case of 429). If receipt of a message by a given sink $R(n)$ is required by the source $T$, a separate bus with $R(n)$ as the source and $T$ as the sink is required. To those designers who focus on military systems, a simplex bus may seem cumbersome, but it can be readily certified for civil aircraft.

Communications on 429 buses use 32-bit words with odd parity. The waveform is a bipolar return to zero with each bit lasting either 70 or $83 \mu \mathrm{~s} \pm 2.5$ percent, or $10 \mu \mathrm{~s}, \pm 2.5$ percent, depending on whether the bus is low- or high-speed. A low-speed bus is used for general purpose, low critical applications. A highspeed bus is used for transmitting large quantities of data or flight critical information.

ARINC 429 imposes relatively modest and readily achievable performance demands on the hardware. FIGURE 2 is a general schematic of a 429 bus. The transmitter output impedance should be in the range of 75 to $85 \Omega$, equally divided between the two leads. The output voltage, $\mathrm{V}_{0}$, is 10 V and is generated by imposing equal but opposite polarity voltages on the two leads. The null voltage is 0.5 V . For the receiver, the input resistance shall be greater than $12,000 \Omega$ and the input differential capacitance and the capacitance to ground shall, in both cases, be less than 50 pF . The $12,000 \Omega$ minimum input resistance ensures that up to 20 receivers can be on the bus without overloading it and minimizes receiver interaction under fault conditions. To preclude continued receiver operation in a lead-to-ground fault condition, 429 has established the range of acceptable receiver voltage levels to be +6.5 to +13.0 V and -6.5 to -13.0 V and null levels from +2.5 to -2.5 V . Any signals falling outside of these levels will be ignored. Also note that a lead-to-ground fault will produce a differential voltage swing up 5.5 V . FIGURE 4 shows the waveforms required by 429 and permissible levels for transmitter and receiver voltages.


FIGURE 2. GENERALIZED 429 BUS

TABLE 2. DD-03182 POWER DISSIPATION FOR CONTINUOUS ARINC 429 TRANSMISSION

| DATA RATE (KBPS) | LOAD (Note 2) |  | $\begin{gathered} \hline+\mathrm{V} @ \\ 15 \mathrm{~V} \\ (\mathrm{~mA}) \\ \text { (Note 3) } \end{gathered}$ | $\begin{gathered} \hline-\mathrm{V} @ \\ -15 \mathrm{~V} \\ (\mathrm{~mA}) \\ (\text { Note } 3) \end{gathered}$ | $\begin{gathered} \hline \mathrm{V}_{\text {REF }} \text { and } \\ \mathrm{V}_{1} @ \\ 5 \mathrm{~V} \\ (\mathrm{~mA}) \end{gathered}$ | $\begin{aligned} & \hline \text { LOAD POWER } \\ & (\mathrm{mW}) \\ & (\text { Note 1) } \end{aligned}$ | $\begin{aligned} & \hline \text { CHIP POWER } \\ & (\mathrm{mW}) \\ & (\text { Note 1) } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{gathered} \mathrm{R} \\ (\Omega) \end{gathered}$ | $\begin{gathered} \mathrm{C} \\ (\mathrm{pF}) \end{gathered}$ |  |  |  |  |  |
| 0 TO 100 | No load | 0 | 2.5 | -5.0 | 4.4 | 0 | 120 |
| 12.5 | 2000 | 1000 | 4.6 | -7.1 | 4.4 | 19 | 158 |
| 12.5 | 2000 | 10,000 | 6.5 | -8.9 | 4.4 | 19 | 206 |
| 12.5 | 2000 | 30,000 | 11.3 | -13.8 | 4.4 | 19 | 336 |
| 12.5 | 800 | 1000 | 7.8 | -10.3 | 4.4 | 42 | 219 |
| 12.5 | 800 | 10,000 | 8.9 | -11.4 | 4.4 | 42 | 249 |
| 12.5 | 800 | 30,000 | 13.5 | -16 | 4.4 | 42 | 371 |
| 12.5 | 400 | 1000 | 12.5 | -15.1 | 4.4 | 71 | 317 |
| 12.5 | 400 | 10,000 | 13 | -15.5 | 4.4 | 71 | 329 |
| 12.5 | 400 | 30,000 | 16.2 | -18.7 | 4.4 | 71 | 414 |
| 100 | 2000 | 1000 | 5.8 | -8.3 | 4.4 | 19 | 189 |
| 100 | 2000 | 3,000 | 9.3 | -11.7 | 4.4 | 19 | 281 |
| 100 | 2000 | 10,000 | 22.2 | -24.7 | 4.4 | 19 | 627 |
| 100 | 800 | 1000 | 8.4 | -11 | 4.4 | 42 | 237 |
| 100 | 800 | 3,000 | 11.4 | -14 | 4.4 | 42 | 317 |
| 100 | 800 | 10,000 | 23.1 | -25.7 | 4.4 | 42 | 629 |
| 100 | 400 | 1000 | 12.8 | -15.3 | 4.4 | 71 | 324 |
| 100 | 400 | 3,000 | 14.3 | -16.8 | 4.4 | 71 | 364 |
| 100 | 400 | 10,000 | 24.4 | -26.9 | 4.4 | 71 | 633 |

Notes: 1. Supply current data is at $100 \%$ duty cycle. Load and chip power is calculated as $89 \%$ duty cycle ( 32 bits, $/ 36$ bits).
2. Data is not presented for $30,000 \mathrm{pF}$ at 100 kbps . This is considered an unrealistic load for high-speed operation.
3. For 12 volt power supplies, multiply tabulated values of chip power by 0.8 .

TABLE 3. DD-03182 DC ELECTRICAL CHARACTERISTICS
CONDITIONS: Ambient Temperature is in accordance with the temperature range of device type ordered;

$$
+\mathrm{V}=+15 \mathrm{VDC} \pm 10 \% ;-\mathrm{V}=-15 \mathrm{VDC} \pm 10 \% ; \mathrm{V}_{1}=\mathrm{V}_{\text {REF }}=+5 \mathrm{VDC} \pm 5 \%^{*} .
$$

| PARAMETER (SYMBOL) | UNITS | MIN | TYP | MAX | TEST CONDITIONS |
| :--- | :---: | :---: | :---: | :---: | :---: |

*Note: The device will operate with +V and -V supplies at $\pm 12 \mathrm{VDC} \pm 5 \%$ in accordance with the temperature range of the device type ordered.

The DD-03182 line driver is designed to take data from a box and place it on the data bus. The serial data is presented on $\operatorname{DATA}(A)$ and DATA(B) inputs in a dual rail format. The driver is enabled by the SYNC and CLOCK inputs. The output voltage level is programmed by the $\mathrm{V}_{\text {REF }}$ input and is normally tied to +5 VDC along with $\mathrm{V}_{1}$ to produce output levels of $+5 \mathrm{~V}, 0 \mathrm{~V}$, and -5 V on each output for 10 V differential outputs (see FIGURE 3).

The outputs are fused for fail-safe protection against shorts to aircraft power. The output slew rate is controlled by external tim-
ing capacitors on $\mathrm{C}_{\mathrm{A}}$ and $\mathrm{C}_{\mathrm{B}}$. Typical Values are 75 pF for 100 kHz data and 500 pF for 12.5 kHz data.

The cable used in 429 buses is a twisted, shielded pair of 20 - to 26 -gauge conductors. The shield is grounded at both ends of the cable run and at all production breaks. Although there is no specification placed on the cable impedance, it generally falls in the range of 60 to $80 \Omega$.

| TABLE 4. DD-03182 TRUTH TABLE |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \hline \text { SYNC } \\ \text { (Note 1) } \\ \hline \end{gathered}$ | $\begin{aligned} & \hline \text { CLOCK } \\ & \text { (Note 1) } \\ & \hline \end{aligned}$ | DATA (A) (Note 1) | DATA (B) (Note 1) | $\mathrm{A}_{\text {OUT }}$ (Note 2) | $\begin{gathered} \mathrm{B}_{\text {OUT }} \\ (\text { Note } 2) \end{gathered}$ | COMMENTS |
| L | X | X | X | 0 | 0 | Null |
| X | L | X | X | 0 | 0 | Null |
| H | H | L | L | 0 | 0 | Null |
| H | H | H | H | 0 | 0 | Null |
| H | H | H | L | +1 | -1 | Logic 1 |
| H | H | L | H | -1 | +1 | Logic 0 |

Notes:

1. $X=$ Don't care .
2. The $\mathrm{A}_{\text {OUT }} / \mathrm{B}_{\text {OUt }}$ notation is as follows:
$+1=\mathrm{V}_{\text {REF }}$ volts
$0=0$


Note: The output slew rates are controlled by timing capacitors CA and CB. They are charged to $\pm 200 \mu \mathrm{~A}$ (nominal).
Slew rate $(S R)$ is calculated by $S R=200 / C(V / \mu s)$, where $C$ is in $p F$.

## SLEW RATE VS. TIMING CAPACITOR VALUES

The output slew rates are controlled by timing capacitors CA and CB, and are charged by $\pm 200 \mu \mathrm{~A}$ (nominal). Slew rate (SR) is calculated by:
$S R=200 / C(V / \mu s e c)$, where $C$ is in $p F$ (equation 1).

## HIGH-SPEED SLEW RATE

CA and $\mathrm{CB}=75 \mathrm{pF}$ for 100 kbps
From equation $1: 200 / 75=2.67 \mathrm{~V} / \mu \mathrm{sec}$
$10 \%-90 \%=0.5 \mathrm{~V}$ to 4.5 V
$\Delta=4.0 \mathrm{~V}$
For 100 kbps bit rate, the slew rate specification is $1.5 \mu \mathrm{sec}$ $\pm 0.5 \mu \mathrm{sec}$. Slew rate range ( 1.0 to $2.0 \mu \mathrm{sec}$ ).

200/SR = Capacitor, in pF
200/2.67 = 75 pF
$(2.67 \mathrm{~V} / \mu \mathrm{sec})(1.5)=4.0 \mathrm{~V}$
$S R=4 /($ Rise Time $)$
$4 \mu \mathrm{sec}=4 \mathrm{~V} / 1 \mu \mathrm{sec}$
Capacitor $=200 / 4=50 \mathrm{pF}$
$2 \mu \mathrm{sec}=4 \mathrm{~V} / 2 \mu \mathrm{sec}$
Capacitor $=200 / 2=100 \mathrm{pF}$

## LOW-SPEED SLEW RATE

CA and $\mathrm{CB}=500 \mathrm{pF}$ for 12.5 kbps
From equation $1: 200 / 500=0.4 \mathrm{~V} / \mu \mathrm{sec}$
For 12.5 kbps bit rate, the slew rate specification is $10 \mu \mathrm{sec}$ $\pm 5.0 \mu \mathrm{sec}$. Slew rate range ( 5 to $15 \mu \mathrm{sec}$ ).

200/SR = Capacitor in pF
200/0.4 = 500 pF
$(0.4 \mathrm{~V} / \mu \mathrm{sec})(10)=4.0 \mathrm{~V}$
SR $=4 /($ Rise Time $)$
$0.8 \mu \mathrm{sec}=4 \mathrm{~V} / 5 \mu \mathrm{sec}$
Capacitor $=200 / 0.8=250 \mathrm{pF}$
$0.267 \mu \mathrm{sec}=4 \mathrm{~V} / 15 \mu \mathrm{sec} \quad$ Capacitor $=200 / 0.267=750 \mathrm{pF}$

## DD-03182 PIN FUNCTIONS

Refer to FIGURES 7, 8 and 9 and TABLE 5 for specific package pin configurations.
$\mathrm{V}_{\text {REF }}$ (Input) - the voltage on $\mathrm{V}_{\text {REF }}$ sets the output voltage levels on $A_{\text {OUt }}$ and $\mathrm{B}_{\text {OUt }}$. The output logic level swings between $+\mathrm{V}_{\text {REF }}$ volts, 0 volts and $-\mathrm{V}_{\text {REF }}$ volts.

## N/C - No Connection

SYNC (Input) - Logic 0 outputs will be forced to NULL or MARK state. Logic 1 enables data transmission.

CLOCK (Input) - Logic 0 outputs will be forced to NULL or MARK state. Logic 1 enables data transmission.

DATA(A)/DATA(B) (Inputs) - These signals contain the serial data to be transmitted on the ARINC 429 data bus.
$C_{A} / C_{B}$ (Analog) - External timing capacitors are tied from these points to ground to establish the output signal slew rate. Typically, $\mathrm{C}_{\mathrm{A}}=\mathrm{C}_{\mathrm{B}}=75 \mathrm{pF}$ for 100 kHz data and $\mathrm{C}_{\mathrm{A}}=\mathrm{C}_{\mathrm{B}}=500 \mathrm{pF}$ for 12.5 kHz data.
$\mathrm{A}_{\text {OUT }} / \mathrm{B}_{\text {OUT }}$ (Output) - These are the line driver outputs which are connected to the aircraft serial data bus.
-V (Input) - This is the negative supply input (-15 VDC nominal).
GND - Ground
+V (Input) - This is the positive supply input (+15 VDC nominal).
$\mathrm{V}_{1}$ (Input) - This is the logic supply input (+5 VDC nominal).

| TABLE 5. DD-03182 PINOUTS |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PIN NUMBER | DC OR GP PACKAGE | PP PACKAGE | VP PACKAGE | PIN NUMBER | DC OR GP PACKAGE | PP PACKAGE |
| 1 | $V_{\text {REF }}$ | $V_{\text {REF }}$ | $V_{\text {REF }}$ | 15 | N/C | GND |
| 2 | N/C | N/C | N/C | 16 | $\mathrm{V}_{1}$ | +V |
| 3 | SYNC | GND | SYNC | 17 |  | BOUT |
| 4 | DATA (A) | SYNC | DATA (A) | 18 |  | N/C |
| 5 | $\mathrm{C}_{\mathrm{A}}$ | N/C | $\mathrm{C}_{\text {A }}$ | 19 |  | N/C |
| 6 | A OUT | DATA (A) | A OUT | 20 |  | N/C |
| 7 | -V | N/C | -V | 21 |  | N/C |
| 8 | GND | N/C | GND | 22 |  | $\mathrm{C}_{\mathrm{B}}$ |
| 9 | +V | $\mathrm{C}_{\text {A }}$ | +V | 23 |  | DATA (B) |
| 10 | N/C | N/C | B OUT | 24 |  | N/C |
| 11 | Bout | N/C | $\mathrm{C}_{\mathrm{B}}$ | 25 |  | CLOCK |
| 12 | $\mathrm{C}_{\mathrm{B}}$ | N/C | DATA (B) | 26 |  | N/C |
| 13 | DATA (B) | $\mathrm{A}_{\text {OUT }}$ | CLOCK | 27 |  | N/C |
| 14 | CLOCK | -V | $\mathrm{V}_{1}$ | 28 |  | $\mathrm{V}_{1}$ |



FIGURE 4. RECOMMENDED CIRCUITRY -
SWITCHING CAPACITORS FOR HIGH-SPEED/LOW-SPEED OPERATION


FIGURE 5. TYPICAL TRANSCEIVER/LINE DRIVER INTERCONNECT CONFIGURATION


FIGURE 6. RECOMMENDED TRANSIENT PROTECTION CIRCUIT

FIGURE 7. DD-03182PP PIN CONFIGURATION

TOP VIEW

| $V_{\text {REF }}$ | 1 | 14 | $V_{1}$ |
| ---: | :--- | :--- | :--- |
| N/C | 2 | 13 | CLOCK |
| SYNC | 3 | 12 | DATA(B) |
| DATA(A) | 4 | 11 | $C_{B}$ |
| $C_{A}$ | 5 | 10 | $B_{\text {OUT }}$ |
| A OUT $^{\text {OT }}$ | 6 | 9 | $+V$ |
| $-V$ | 7 | 8 | GND |

FIGURE 8. DD-03182VP PIN CONFIGURATION


TOP VIEW

| $\mathrm{V}_{\text {REF }}$ | 1 | 16 | $\mathrm{~V}_{1}$ |
| ---: | :--- | :--- | :--- |
| $\mathrm{~N} / \mathrm{C}$ | 2 | 15 | $\mathrm{~N} / \mathrm{C}$ |
| SYNC | 3 | 14 | CLOCK |
| DATA(A) | 4 | 13 | DATA(B) |
| $\mathrm{C}_{\mathrm{A}}$ | 5 | 12 | $\mathrm{C}_{\mathrm{B}}$ |
| $\mathrm{A}_{\text {OUT }}$ | 6 | 11 | $\mathrm{~B}_{\text {OUT }}$ |
| -V | 7 | 10 | $\mathrm{~N} / \mathrm{C}$ |
| GND | 8 | 9 | +V |
|  |  |  |  |



FIGURE 10. DD-03182VP 14-PIN SURFACE MOUNT (SOIC) MECHANICAL OUTLINE


FIGURE 11. DD-03182DC CERAMIC DIP (JE) MECHANICAL OUTLINE


FIGURE 12. DD-03182GP 16-PIN SURFACE MOUNT (SOIC) MECHANICAL OUTLINE


Notes: 1. LEAD CLUSTER TO BE CENTRALIZED ABOUT CASE CENTERLINE WITHIN $\pm 0.010$.
2. DIMENSIONS SHOWN ARE IN INCHES [MILLIMETERS].

FIGURE 13. DD-03182PP PLCC MECHANICAL OUTLINE

## ORDERING INFORMATION

DD-03182XX-XXXX - ARINC 429 Line Driver
T = Tape and Reel (GP and VP only)
Options:
0 = With resistors and fuses
1 = With resistors, no fuses*
Screening:
0 = Standard DDC Procedures
2 = Burn-in (DC and GP only)
Temperature Range:
$1=-55$ to $+125^{\circ} \mathrm{C}$ (ceramic only)
$2=-40$ to $+85^{\circ} \mathrm{C}$
$9=-55$ to $+85^{\circ} \mathrm{C}$ (GP package only)
Package Style/Type:
$D C=16$-pin ceramic DIP
GP $=16$-pin plastic SOIC
PP = 28-pin plastic PLCC
VP $=14$-Pin plastic SOIC

## OTHER APPLICABLE DOCUMENTS

RTCA/DO-160D: Environmental Conditions and Test Procedure for Airborne Equipment

ARINC Specification 429 Mark 33 Digital Information Transfer System

[^0]NOTES

The information in this data sheet is believed to be accurate; however, no responsibility is assumed by Data Device Corporation for its use, and no license or rights are granted by implication or otherwise in connection therewith. Specifications are subject to change without notice.

105 Wilbur Place, Bohemia, New York 11716-2482
For Technical Support - 1-800-DDC-5757 ext. 7402
Headquarters - Tel: (631) 567-5600 ext. 7402, Fax: (631) 567-7358
Southeast - Tel: (703) 450-7900, Fax: (703) 450-6610
West Coast - Tel: (714) 895-9777, Fax: (714) 895-4988
Europe - Tel: +44-(0)1635-811140, Fax: +44-(0)1635-32264
Asia/Pacific - Tel: +81-(0)3-3814-7688, Fax: +81-(0)3-3814-7689
World Wide Web - http://www.ddc-web.com


[^0]:    *VP version only.

