

LM2686

Regulated Switched Capacitor Voltage Converter

General Description

The LM2686 CMOS charge-pump voltage converter operates as an input voltage doubler and a +5V regulator for an input voltage in the range of +2.85V to +6.5V. Three low cost capacitors are used in this circuit to provide up to 50mA of output current at +5.0V ($\pm 5\%$). The LM2686 operates at a 130 kHz switching frequency to reduce output resistance and voltage ripple. With an operating current of only 450 μ A (operating efficiency greater than 80% with most loads) and 6.0 μ A typical shutdown current, the LM2686 is ideal for use in battery powered systems. The device is in a small 14-pin TSSOP package.



Features

- +5V regulated output
- Doubles input supply voltage
- TSSOP 14 package
- 80% typical conversion efficiency at 25mA
- Input voltage range of 2.85V to 6.5V
- Independent shutdown control pins

Applications

- Cellular phones
- Pagers
- PDAs
- Handheld Instrumentation
- 3.3V to 5V Voltage Conversion Applications

Typical Application and Connection Diagram



Ordering Information

Order Number	Package Type	NSC Package Drawing	Supplied As
LM2686MTC	TSSOP-14	MTC14	94 Units, Rail
LM2686MTCX	TSSOP-14	MTC14	2.5k Units, Tape and Reel

Pin Description

Pin No.	Name	Function
1	V_{IN}^*	Power supply input voltage.
2	GND**	Power supply ground.
3	GND**	Power supply ground.
4	GND**	Power supply ground.
5	CE	Chip enable input. This pin is high for normal operation and low for shutdown and V_{PSW} load disconnect.
6	SD	Shutdown input. This pin is low for normal operation and high for shutdown and V_{PSW} load disconnect.
7	V_{IN}^*	Power supply input voltage.
8	NC	No connection.
9	NC	No connection.
10	V_{O5}	Regulated +5V output.
11	V_{PSW}	V_{O5} output connected through a series switch, PSW.
12	V_{DBL}	Output of doubled input voltage.
13	C_1^+	The positive terminal of doubling charge-pump capacitor, C1.
14	C_1^-	The negative terminal of doubling charge-pump capacitor, C1.

* All V_{IN} pins, pin 1 and pin 7 must be tied together for proper operation.

** All ground pins, pin 2, pin 3 and pin 4 must be tied together for proper operation.

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V_{IN} to GND)	6.8V
SD, CE	(GND – 0.3V) to ($V_{IN} + 0.3V$)
V_{O5} Continuous Output Current	80mA
V_{O5} Short-Circuit Duration to GND (Note 2)	Indefinite
Continuous Power Dissipation (T_A = 25°C) (Note 3)	600mW

T_{JMAX} (Note 3)	150°C
θ_{JA} (Note 3)	140°C/W
Operating Ambient Temp. Range	–40°C to 85°C
Operating Junction Temperature Range	–40°C to 125°C
Storage Temp. Range	–65°C to 150°C
Lead Temp. (Soldering, 10 sec.)	300°C
ESD Rating (Note 4)	2kV

Electrical Characteristics

Limits with standard typeface apply for $T_J = 25^\circ\text{C}$, and limits in **boldface type** apply over the full temperature range. Unless otherwise specified $V_{IN} = 3.6V$, $C_1 = C_3 = 2.2\mu\text{F}$, $C_2 = 4.7\mu\text{F}$. (Note 5)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
V^+	Supply Voltage		2.85		6.5	V
I_Q	Supply Current	No Load		450	950	μA
I_{SD}	Shutdown Supply Current	$V_{IN} = 6.5V$		6	30	μA
V_{SD}	Shutdown Pin Input Voltage for CE, SD	Logic Input High @ 6.5V	2.4			V
		Logic Input Low @ 6.5V			0.8	
I_L (+5V)	Output Current at V_{O5}	$2.85V < V_{IN} < 6.5V$			50	mA
F_{SW}	Switch Frequency		85	130	180	kHz
P_{EFF}	Average Power Efficiency at V_{O5}	$2.85V < V_{IN} < 6.5V$ $I_L = 25\text{mA}$ to GND		82		%
V_{O5}	Output Regulation	$1\text{mA} < I_L < 50\text{mA}$, $V_{IN} = 6.5V$ (Note 6)	4.848	5.05	5.252	V
		$1\text{mA} < I_L < 50\text{mA}$, $V_{IN} = 6.5V$ (Note 6)	4.797	5.05	5.303	V
G_{LINE}	Line Regulation	$2.85V < V_{IN} < 3.6V$		0.25		% / V
		$3.6V < V_{IN} < 6.5V$		0.05		
G_{LOAD}	Load Regulation	$1\text{mA} < I_L < 50\text{mA}$, $V_{IN} = 6.5V$		0.3	1.0	%
R_{SW}	Series Switch Resistance from V_{O5} to V_{PSW}	$V_{IN} > 2.85V$		5.0		Ω

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics.

Note 2: V_{O5} may be shorted to GND without damage. For temperature above 85°C, V_{O5} must not be shorted to GND or device may be damaged.

Note 3: The maximum allowable power dissipation is calculated by using $P_{DMAX} = (T_{JMAX} - T_A) / \theta_{JA}$, where T_{JMAX} is the maximum junction temperature, T_A is the ambient temperature and θ_{JA} is the junction-to-ambient thermal resistance of the specified package.

Note 4: The human body model is a 100pF capacitor discharged through a 1.5k Ω resistor into each pin.


Note 5: In the typical operating circuit, capacitors C_1 and C_3 are 2.2 μF , 0.3 Ω maximum ESR capacitors. Capacitors with higher ESR will increase output resistance, reduce output voltage and efficiency.

Note 6: The 50mA maximum current assumes no current is drawn from V_{DBL} pin. See Voltage Doubler section in the Detailed Device Description.


Typical Performance Characteristics

Unless otherwise specified, $T_A = 25^\circ\text{C}$, $V_{IN} = 3.6\text{V}$.


Supply Current vs Input Voltage




Supply Current vs Temperature




Efficiency vs Load Current ($V_{IN} = 3.0\text{V}$)




Output Resistance (VDBL) vs. Temperature ($V_{IN} = 3.6\text{V}$)



Switch Frequency vs. Temperature ($V_{IN} = 3.6\text{V}$)




Line Transient Response (with 5mA Load)




A: INPUT VOLTAGE: $V_{IN} = 3.2\text{V}$ to 6.0V , 5V/div
B: OUTPUT VOLTAGE: $V_{PSW} = 100\text{mV/div}$

V_{O5} Load Transient Response




A: LOAD CURRENT: $I_{LOAD} = 5\text{mA}$ to 39.6mA , 10mA/div
B: OUTPUT VOLTAGE: $V_{O5} = 10\text{mV/div}$

V_{PSW} Response to CE (with 5mA Load)



A: CE INPUT: 5V/div
B: OUTPUT VOLTAGE: $V_{PSW} = 5\text{V/div}$

V_{O5} Response to SD (with 5mA Load)




A: SD INPUT: 5V/div
B: OUTPUT VOLTAGE: 5V/div


Typical Performance Characteristics

Unless otherwise specified, $T_A = 25^\circ\text{C}$, $V_{IN} = 3.6\text{V}$. (Continued)


Output Voltage (V_{O5}) vs. Load Current
($V_{IN} = 3.6\text{V}$)



Output Resistance (V_{DBL}) vs. Input Voltage



V_{O5} Voltage vs. Input Voltage



Detailed Device Description




FIGURE 1. Functional Block Diagram

The LM2686 CMOS charge pump voltage converter operates as an input voltage doubler, +5V regulator for an input voltage in the range of +2.85V to +6.5V. It delivers maximum load currents of 50mA for the regulated +5V, with an operating current of only 450µA. It also has a typical shutdown current of 6µA. All these performance qualities make the LM2686 an ideal device for battery powered systems.

The LM2686 has two main functional blocks: a voltage doubler and a low dropout (LDO) regulator. Figure 1 shows the LM2686 functional block diagram.

Voltage Doubler

The voltage doubler ties directly to V_{IN} and doubles the input voltage in the range from +2.85V to +5.4V up to 5.7V to 10.8V at the V_{DBL} pin. For V_{IN} above 5.4V, the doubler shuts off and the input voltage is passed directly to V_{DBL} via an internal power switch.

The doubler contains four large CMOS switches which are switched in a sequence to double the input supply voltage. Figure 2 illustrates the voltage conversion scheme. When S2 and S4 are closed, C1 charges to the supply voltage V_{IN} . During this time interval, switches S1 and S3 are open. In the next time interval, S2 and S4 are opened at the same time, S1 and S3 are closed, the sum of the input voltage V_{IN} and the voltage across C1 gives the $2V_{IN}$ and the voltage across C2 gives the $2V_{IN}$ at V_{DBL} output. V_{DBL} supplies the LDO regulator. It is recommended not to load V_{DBL} when V_{O5} has a load of 50mA. For proper operation, the sum of V_{DBL} and V_{O5} loads must not be more than 50mA.




FIGURE 2. Voltage Doubler Principle

+5 LDO Regulator

V_{DBL} is the input to an LDO regulator that regulates it to a +5 output voltage at V_{O5} . V_{PSW} is tied to V_{O5} through a series switch PSW. The LDO output capacitor (4.7µF Tantalum) may be connected to either V_{O5} or V_{PSW} .

Shutdown and Load Disconnect

In addition to the nominal charge pump and regulator functions, the LM2686 features shutdown and load disconnect circuitry. CE (chip enable) and SD (shutdown positive) perform the same task with opposite input polarities. When CE is low or SD is high, all circuit blocks are disabled and V_{O5} falls to ground potential. This is the same result as when the die temperature exceeds 150°C, and the device's internal thermal shutdown is triggered.

The LM2686 incorporates a low impedance switch tied to the V_{O5} output, because some special applications require load disconnect and this is achievable via the switch. Switch PSW connects V_{O5} to V_{PSW} . In normal operation, this switch is closed, allowing 5V loads to be tied to either V_{O5} or V_{PSW} . Forcing CE low or SD high opens the PSW.

Application Information

Capacitor Selection

The output resistance and ripple voltage are dependent on the capacitance and ESR values of the external capacitors.

Voltage Doubler External Capacitors

The selection of capacitors are based on the specifications of the dropout voltage (which equals $I_{OUT} R_{OUT}$), the output voltage ripple, and the converter efficiency.

$$R_{OUT} = 2R_{SW} + \frac{2}{f_{OSC} \times C_1} + 4ESR_{C1} + ESR_{C3}$$

where R_{SW} is the sum of the ON resistance of the internal MOSFET switches as shown in Figure 2.

The peak-to-peak output voltage ripple is determined by the oscillator frequency, the capacitance and ESR of the capacitor C3.

$$V_{RIPPLE} = \frac{I_L}{f_{OSC} \times C_2} + 2 \times I_L \times ESR_{C3}$$

Application Information (Continued)

High capacitance (2.2μF to higher), low ESR capacitors can reduce the output resistance and the voltage ripple.

$$\text{Power efficiency of} = \frac{P_{OUT}}{P_{IN}} = \frac{I_L^2 R_L}{I_L^2 R_L + I_L^2 R_{OUT} + I_Q (V+)}$$

where $I_Q(V+)$ is the quiescent power loss of the IC device, and $I_L^2 R$ is the conversion loss associated with the switch on-resistance, the two external capacitors and their ESRs.

Low ESR capacitors (table to be referenced) are recommended to maximize efficiency, reduce the output voltage drop and voltage ripple.

+5 LDO Regulator External Capacitors

The voltage doubler output capacitor, C3, serves as the input capacitor of the 5 LDO regulator. The output capacitor C4, must meet the requirement for minimum amount of capacitance and appropriate ESR (Equivalent Series Resistance) for proper operations. The ESR value must remain within the regions of stability as shown in Figure 3, Figure 4 and Figure 5 to ensure output's stability. A minimum capacitance of 1μF is required at the output. This can be increased without limit, but a 4.7μF tantalum capacitor is recommended for loads ranging up to the maximum specification. In lighter loads of less or equal to 10mA, ceramic capacitor of at least 1μF and ESR in the milliohms can be used. This has to be connected to V_{PSW} pin instead of the V_{OS} pin.

Any output capacitor used should have a good tolerance over temperature for capacitance and ESR values. The larger the capacitor, with ESR within the stable region, the better the stability and noise performance.




FIGURE 3. ESR Curve for $C_{OUT} = 2.2\mu F$




FIGURE 4. ESR Curve for $C_{OUT} = 4.7\mu F$





FIGURE 5. ESR Curve for $C_{OUT} = 10\mu F$

Physical Dimensions inches (millimeters) unless otherwise noted



LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation
Americas
Tel: 1-800-272-9959
Fax: 1-800-737-7018
Email: support@nsc.com

www.national.com

National Semiconductor Europe
Fax: +49 (0) 1 80-530 85 86
Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 1 80-530 85 85
English Tel: +49 (0) 1 80-532 78 32
Français Tel: +49 (0) 1 80-532 93 58
Italiano Tel: +49 (0) 1 80-534 16 80

National Semiconductor Asia Pacific Customer Response Group
Tel: 65-2544466
Fax: 65-2504466
Email: sea.support@nsc.com

National Semiconductor Japan Ltd.
Tel: 81-3-5639-7560
Fax: 81-3-5639-7507