
# Low Dropout Voltage Regulators

The LM2931 series consists of positive fixed and adjustable output voltage regulators that are specifically designed to maintain proper regulation with an extremely low input—to—output voltage differential. These devices are capable of supplying output currents in excess of 100 mA and feature a low bias current of 0.4 mA at 10 mA output.

Designed primarily to survive in the harsh automotive environment, these devices will protect all external load circuitry from input fault conditions caused by reverse battery connection, two battery jump starts, and excessive line transients during load dump. This series also includes internal current limiting, thermal shutdown, and additionally, is able to withstand temporary power—up with mirror—image insertion.

Due to the low dropout voltage and bias current specifications, the LM2931 series is ideally suited for battery powered industrial and consumer equipment where an extension of useful battery life is desirable. The 'C' suffix adjustable output regulators feature an output inhibit pin which is extremely useful in microprocessor—based systems.

- Input-to-Output Voltage Differential of < 0.6 V @ 100 mA
- Output Current in Excess of 100 mA
- Low Bias Current
- 60 V Load Dump Protection
- -50 V Reverse Transient Protection
- Internal Current Limiting with Thermal Shutdown
- Temporary Mirror–Image Protection
- Ideally Suited for Battery Powered Equipment
- Economical 5-Lead TO-220 Package with Two Optional Leadforms
- Available in Surface Mount SOP-8, D<sup>2</sup>PAK and DPAK Packages
- High Accuracy (±2%) Reference (LM2931AC) Available






### ON Semiconductor

#### http://onsemi.com

#### **FIXED OUTPUT VOLTAGE**



Pin 1. Output 2. Ground 3. Input

Pin 1. Input 2. Ground

DT SUFFIX CASE 369A

D<sup>2</sup>PAK

**D2T SUFFIX** 

**CASE 936** 

1 3

3. Output

# ADJUSTABLE OUTPUT VOLTAGE



TO-220 TV SUFFIX CASE 314B

1 5

Pin 1. Adjust 2. Output

TO-220 T SUFFIX CASE 314D



Inhibit 3. Ground 4. Input

5. Output

D<sup>2</sup>PAK D2T SUFFIX CASE 936A




#### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 12 of this data sheet.

#### **DEVICE MARKING INFORMATION**

See general marking and heatsink information in the device marking section on page 13 of this data sheet.

# **Representative Schematic Diagram**



<sup>\*</sup>Deleted on Adjustable Regulators

This device contains 26 active transistors.

#### **MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Input Voltage Continuous	V <sub>I</sub>	40	Vdc
Transient Input Voltage (τ ≤ 100 ms)	$V_I(\tau)$	60	Vpk
Transient Reverse Polarity Input Voltage	$-V_{I}(\tau)$	-50	Vpk
1.0% Duty Cycle, τ ≤ 100 ms			
Power Dissipation			
Case 29 (TO-92 Type)			
T <sub>A</sub> = 25°C	P <sub>D</sub>	Internally Limited	W
Thermal Resistance, Junction-to-Ambient	$R_{ hetaJA}^{-}$	178	°C/W
Thermal Resistance, Junction-to-Case	R <sub>θJC</sub>	83	°C/W
Case 221A, 314A, 314B and 314D (TO-220 Type)			
$T_A = 25^{\circ}C$	$P_{D}$	Internally Limited	W
Thermal Resistance, Junction-to-Ambient	$R_{ hetaJA}^{-}$	65	°C/W
Thermal Resistance, Junction-to-Case	$R_{ heta JC}$	5.0	°C/W
Case 369A (DPAK) (Note 1.)			
$T_A = 25^{\circ}C$	$P_{D}$	Internally Limited	W
Thermal Resistance, Junction-to-Ambient	$R_{ hetaJA}$	92	°C/W
Thermal Resistance, Junction-to-Case	$R_{ heta JC}$	6.0	°C/W
Case 751 (SOP-8) (Note 2.)			
$T_A = 25^{\circ}C$	$P_{D}$	Internally Limited	W
Thermal Resistance, Junction-to-Ambient	$R_{ heta JA}$	160	°C/W
Thermal Resistance, Junction-to-Case	$R_{ heta JC}$	25	°C/W
Case 936 and 936A (D <sup>2</sup> PAK) (Note 3.)			
$T_A = 25^{\circ}C$	$P_{D}$	Internally Limited	W
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}^{-}$	70	°C/W
Thermal Resistance, Junction-to-Case	$R_{ heta JC}$	5.0	°C/W
Tested Operating Junction Temperature Range	TJ	-40 to +125	°C
Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C

- 1. DPAK Junction-to-Ambient Thermal Resistance is for vertical mounting. Refer to Figure 24 for board mounted Thermal Resistance.
- 2. SOP-8 Junction-to-Ambient Thermal Resistance is for minimum recommended pad size. Refer to Figure 23 for Thermal Resistance variation versus pad size.
- 3. D<sup>2</sup>PAK Junction—to–Ambient Thermal Resistance is for vertical mounting. Refer to Figure 25 for board mounted Thermal Resistance.
- 4. ESD data available upon request.

 $\textbf{ELECTRICAL CHARACTERISTICS} \ (V_{in} = 14 \ V, \ I_O = 10 \ \text{mA}, \ C_O = 100 \ \mu\text{F}, \ C_{O(ESR)} = 0.3 \ \Omega, \ T_J = 25^{\circ}\text{C} \ [\text{Note } 5.])$ 

		•	• 0(2011)			[. 1010 01]/		
		L	M2931-5.	.0	LM2931A-5.0			
Characteristic	Symbol	Min	Тур	Max	Min	Тур	Max	Unit
FIXED OUTPUT								
Output Voltage $\begin{aligned} &V_{in}=14\ V,\ I_O=10\ mA,\ T_J=25^{\circ}C\\ &V_{in}=6.0\ V\ to\ 26\ V,\ I_O\leq 100\ mA,\\ &T_J=-40^{\circ}\ to\ +125^{\circ}C \end{aligned}$	V <sub>O</sub>	4.75 4.50	5.0 –	5.25 5.50	4.81 4.75	5.0 –	5.19 5.25	<b>V</b>
Line Regulation $V_{in} = 9.0 \text{ V to } 16 \text{ V}$ $V_{in} = 6.0 \text{ V to } 26 \text{ V}$	Reg <sub>line</sub>	1 1	2.0 4.0	10 30	-	2.0 4.0	10 30	mV
Load Regulation (I <sub>O</sub> = 5.0 mA to 100 mA)	Reg <sub>load</sub>	-	14	50	_	14	50	mV
Output Impedance $I_O = 10$ mA, $\Delta I_O = 1.0$ mA, f = 100 Hz to 10 kHz	Z <sub>O</sub>	1	200	_	_	200	_	mΩ
Bias Current $V_{in} = 14 \text{ V, } I_O = 100 \text{ mA, } T_J = 25^{\circ}\text{C}$ $V_{in} = 6.0 \text{ V to } 26 \text{ V, } I_O = 10 \text{ mA, } T_J = -40^{\circ} \text{ to } +125^{\circ}\text{C}$	l <sub>B</sub>	- 1	5.8 0.4	30 1.0	- -	5.8 0.4	30 1.0	mA
Output Noise Voltage (f = 10 Hz to 100 kHz)	V <sub>n</sub>	-	700	_	-	700	-	μVrms
Long Term Stability	S	Ī	20	-	-	20	-	mV/kHR
Ripple Rejection (f = 120 Hz)	RR	60	90	_	60	90	-	dB
Dropout Voltage $I_O = 10 \text{ mA}$ $I_O = 100 \text{ mA}$	V <sub>I</sub> –V <sub>O</sub>	- -	0.015 0.16	0.2 0.6	- -	0.015 0.16	0.2 0.6	V
Over–Voltage Shutdown Threshold	V <sub>th(OV)</sub>	26	29.5	40	26	29.5	40	V
Output Voltage with Reverse Polarity Input $(V_{in} = -15 \text{ V})$	-V <sub>O</sub>	-0.3	0	_	-0.3	0	_	V

<sup>5.</sup> Low duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient as possible.

**ELECTRICAL CHARACTERISTICS** ( $V_{in}$  = 14 V,  $I_O$  = 10 mA,  $C_O$  = 100  $\mu$ F,  $C_{O(ESR)}$  = 0.3  $\Omega$ ,  $T_J$  = 25°C [Note 5.])

LEEGINICAL GHARACTENISTICS (V <sub>In</sub> = 14 V, IC			LM2931C		1	_M2931A		
Characteristic	Symbol	Min	Тур	Max	Min	Тур	Тур	Unit
ADJUSTABLE OUTPUT	•		•		•	•	•	•
Reference Voltage (Note 6., Figure 18) $I_{O} = 10 \text{ mA, } T_{J} = 25^{\circ}\text{C}$ $I_{O} \le 100 \text{ mA, } T_{J} = -40 \text{ to } +125^{\circ}\text{C}$	V <sub>ref</sub>	1.14 1.08	1.20 –	1.26 1.32	1.17 1.15	1.20 –	1.23 1.25	V
Output Voltage Range	V <sub>O range</sub>	3.0 to 24	2.7 to 29.5	-	3.0 to 24	2.7 to 29.5	-	V
Line Regulation (V <sub>in</sub> = V <sub>O</sub> + 0.6 V to 26 V)	Reg <sub>line</sub>	-	0.2	1.5	-	0.2	1.5	mV/V
Load Regulation (I <sub>O</sub> = 5.0 mA to 100 mA)	Reg <sub>load</sub>	-	0.3	1.0	_	0.3	1.0	%/V
Output Impedance $I_O = 10$ mA, $\Delta I_O = 1.0$ mA, $f = 10$ Hz to 10 kHz	Z <sub>O</sub>	-	40	-	-	40	-	mΩ/V
Bias Current $I_O = 100 \text{ mA}$ $I_O = 10 \text{ mA}$ Output Inhibited ( $V_{th(OI)} = 2.5 \text{ V}$ )	I <sub>B</sub>	- - -	6.0 0.4 0.2	- 1.0 1.0	- - -	6.0 0.4 0.2	- 1.0 1.0	mA
Adjustment Pin Current	I <sub>Adj</sub>	-	0.2	-	-	0.2	-	μΑ
Output Noise Voltage (f = 10 Hz to 100 kHz)	V <sub>n</sub>	-	140	-	-	140	-	μVrms/V
Long-Term Stability	S	-	0.4	-	-	0.4	-	%/kHR
Ripple Rejection (f = 120 Hz)	RR	0.10	0.003	-	0.10	0.003	-	%/V
Dropout Voltage I <sub>O</sub> = 10 mA I <sub>O</sub> = 100 mA	V <sub>I</sub> –V <sub>O</sub>	_ _	0.015 0.16	0.2 0.6	_ _	0.015 0.16	0.2 0.6	V
Over-Voltage Shutdown Threshold	$V_{th(OV)}$	26	29.5	40	26	29.5	40	V
Output Voltage with Reverse Polarity Input (V <sub>in</sub> = -15 V)	-V <sub>O</sub>	-0.3	0	-	-0.3	0	-	V
Output Inhibit Threshold Voltages  Output "On": $T_J = 25^{\circ}C$ $T_J = -40^{\circ}$ to +125°C  Output "Off": $T_J = 25^{\circ}C$ $T_J = -40^{\circ}$ to +125°C	V <sub>th(OI)</sub>	_ _ 2.50 3.25	2.15 - 2.26 -	1.90 1.20 - -	_ _ 2.50 3.25	2.15 - 2.26 -	1.90 1.20 –	V
Output Inhibit Threshold Current (V <sub>th(OI)</sub> = 2.5 V)	I <sub>th(OI)</sub>	_	30	50	-	30	50	μΑ

<sup>5.</sup> Low duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient as possible.
6. The reference voltage on the adjustable device is measured from the output to the adjust pin across R<sub>1</sub>.




Figure 1. Dropout Voltage versus Output Current




Figure 2. Dropout Voltage versus Junction Temperature




Figure 3. Peak Output Current versus Input Voltage




Figure 4. Output Voltage versus Input Voltage




Figure 5. Output Voltage versus Input Voltage




Figure 6. Load Dump Characteristics




Figure 7. Bias Current versus Input Voltage




Figure 8. Bias Current versus Output Current




Figure 9. Bias Current versus Junction Temperature




Figure 10. Output Impedance versus Frequency




Figure 11. Ripple Rejection versus Frequency




Figure 12. Ripple Rejection versus Output Current




Figure 15. Reference Voltage versus Output Voltage

Figure 16. Output Inhibit-Thresholds versus Output Voltage

#### **APPLICATIONS INFORMATION**

The LM2931 series regulators are designed with many protection features making them essentially blow—out proof. These features include internal current limiting, thermal shutdown, overvoltage and reverse polarity input protection, and the capability to withstand temporary power—up with mirror—image insertion. Typical application circuits for the fixed and adjustable output device are shown in Figures 17 and 18.

The input bypass capacitor  $C_{in}$  is recommended if the regulator is located an appreciable distance ( $\geq 4''$ ) from the supply input filter. This will reduce the circuit's sensitivity to the input line impedance at high frequencies.

This regulator series is not internally compensated and thus requires an external output capacitor for stability. The capacitance value required is dependent upon the load current, output voltage for the adjustable regulator, and the type of capacitor selected. The least stable condition is encountered at maximum load current and minimum output voltage. Figure 22 shows that for operation in the "Stable" region, under the conditions specified, the magnitude of the output capacitor impedance  $|Z_{\rm O}|$  must not exceed 0.4  $\Omega$ . This

limit must be observed over the entire operating temperature range of the regulator circuit.

With economical electrolytic capacitors, cold temperature operation can pose a serious stability problem. As the electrolyte freezes, around  $-30^{\circ}\text{C}$ , the capacitance will decrease and the equivalent series resistance (ESR) will increase drastically, causing the circuit to oscillate. Quality electrolytic capacitors with extended temperature ranges of  $-40^{\circ}$  to  $+85^{\circ}\text{C}$  and  $-55^{\circ}$  to  $+105^{\circ}\text{C}$  are readily available. Solid tantalum capacitors may be a better choice if small size is a requirement, however, the maximum  $\left|Z_{O}\right|$  limit over temperature must be observed.

Note that in the stable region, the output noise voltage is linearly proportional to  $\left|Z_O\right|$ . In effect,  $C_O$  dictates the high frequency roll–off point of the circuit. Operation in the area titled "Marginally Stable" will cause the output of the regulator to exhibit random bursts of oscillation that decay in an under–damped fashion. Continuous oscillation occurs when operating in the area titled "Unstable". It is suggested that oven testing of the entire circuit be performed with maximum load, minimum input voltage, and minimum ambient temperature.






Figure 17. Fixed Output Regulator



Switch Position 1 = Output "On", 2 = Output "Off"


$$V_{out} = V_{ref} \left( 1 + \frac{R_2}{R_1} \right) + I_{Adj} R_2$$
 22.5 k  $\geq \frac{R_1 R_2}{R_1 + R_2}$ 

Figure 18. Adjustable Output Regulator



The LM2931 series can be current boosted with a PNP transistor. The D45VH7, on a heatsink, will provide an output current of 5.0 A with an input to output voltage differential of approximately 1.0 V. Resistor R in conjunction with the  $V_{BE}$  of the PNP determines when the pass transistor begins conducting. This circuit is not short circuit proof.

Figure 19. (5.0 A) Low Differential Voltage Regulator



The circuit of Figure 19 can be modified to provide supply protection against short circuits by adding the current sense resistor  $R_{SC}$  and an additional PNP transistor. The current sensing PNP must be capable of handling the short circuit current of the LM2931. Safe operating area of both transistors must be considered under worst case conditions.

Figure 20. Current Boost Regulator with Short Circuit Projection




Figure 21. Constant Intensity Lamp Flasher




Figure 22. Output Noise Voltage versus
Output Capacitor Impedance




Figure 23. SOP–8 Thermal Resistance and Maximum Power Dissipation versus P.C.B. Copper Length




Figure 24. DPAK Thermal Resistance and Maximum Power Dissipation versus P.C.B. Copper Length




Figure 25. 3–Pin and 5–Pin D<sup>2</sup>PAK Thermal Resistance and Maximum Power Dissipation versus P.C.B. Copper Length

#### **DEFINITIONS**

**Dropout Voltage** – The input/output voltage differential at which the regulator output no longer maintains regulation against further reductions in input voltage. Measured when the output decreases 100 mV from nominal value at 14 V input, dropout voltage is affected by junction temperature and load current.

**Line Regulation** – The change in output voltage for a change in the input voltage. The measurement is made under conditions of low dissipation or by using pulse techniques such that the average chip temperature is not significantly affected.

**Load Regulation** – The change in output voltage for a change in load current at constant chip temperature.

**Maximum Power Dissipation** – The maximum total device dissipation for which the regulator will operate within specifications.

**Bias Current** – That part of the input current that is not delivered to the load.

**Output Noise Voltage** – The rms AC voltage at the output, with constant load and no input ripple, measured over a specified frequency range.

**Long-Term Stability** – Output voltage stability under accelerated life test conditions with the maximum rated voltage listed in the devices electrical characteristics and maximum power dissipation.


# ORDERING INFORMATION


	Out	tput		
Device	Voltage	Tolerance	Package	Shipping
LM2931AD-5.0			SOIC-8	98 Units/Rail
LM2931AD-5.0R2			SOIC-8	2500 Tape & Reel
LM2931ADT-5.0			DPAK	75 Units/Rail
LM2931ADT-5.0RK			DPAK	2500 VacPk Reel
LM2931AD2T-5.0			D <sup>2</sup> PAK	50 Units/Rail
LM2931AD2T-5.0R4		± 3.8%	D <sup>2</sup> PAK	800 VacPk Reel
LM2931AT-5.0			TO-220	50 Units/Rail
LM2931AZ-5.0			TO-92	2000/Inner Bag
LM2931AZ-5.0RA			TO-92	2000 Tape & Reel
LM2931AZ-5.0RP	5.0 V		TO-92	2000/Ammo Pack
LM2931D-5.0			SOIC-8	98 Units/Rail
LM2931D-5.0R2			SOIC-8	2500 Tape & Reel
LM2931D2T-5.0			D <sup>2</sup> PAK	50 Units/Rail
LM2931D2T-5.0R4			D <sup>2</sup> PAK	800 VacPk Reel
LM2931DT-5.0			DPAK	75 Units/Rail
LM2931T-5.0			TO-220	50 Units/Rail
LM2931Z-5.0		. 5 00/	TO-92	2000/Inner Bag
LM2931Z-5.0RA		± 5.0%	TO-92	2000 Tape & Reel
LM2931Z-5.0RP			TO-92	2000/Ammo Pack
LM2931CD		1	SOIC-8	98 Units/Rail
LM2931CDR2			SOIC-8	2500 Tape & Reel
LM2931CD2T			D <sup>2</sup> PAK	50 Units/Rail
LM2931CD2TR4			D <sup>2</sup> PAK	800 VacPk Reel
LM2931CT	Adjustable		TO-220	50 Units/Rail
LM2931ACD			SOIC-8	98 Units/Rail
LM2931ACDR2		10.004	SOIC-8	2500 Tape & Reel
LM2931ACD2TR4		±2.0%	D <sup>2</sup> PAK	800 VacPk Reel
LM2931ACTV			TO-220	50 Units/Rail

#### **MARKING DIAGRAMS**



Heatsink surface (shown as terminal 4 in case outline drawing) is connected to Pin 2.






A = Assembly Location

WL, L = Wafer Lot YY, Y = Year WW, W = Work Week

#### **PACKAGE DIMENSIONS**


TO-92 **Z SUFFIX** CASE 29-11 **ISSUE AJ** 



- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: INCH.
  3. CONTOUR OF PACKAGE BEYOND DIMENSION R IS UNCONTROLLED.
  4. LEAD DIMENSION IS UNCONTROLLED IN P AND BEYOND DIMENSION K MINIMUM.

	INCHES		MILLIM	IETERS
DIM				
DIM	MIN	MAX	MIN	MAX
Α	0.175	0.205	4.45	5.20
В	0.170	0.210	4.32	5.33
c	0.125	0.165	3.18	4.19
D	0.016	0.021	0.407	0.533
G	0.045	0.055	1.15	1.39
Н	0.095	0.105	2.42	2.66
7	0.015	0.020	0.39	0.50
K	0.500		12.70	
L	0.250		6.35	
N	0.080	0.105	2.04	2.66
Р		0.100		2.54
R	0.115		2.93	
٧	0.135		3.43	

TO-220 T SUFFIX CASE 221A-09 **ISSUE AA** 



- NOTES:

  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.


  2. CONTROLLING DIMENSION: INCH.

  3. DIMENSION Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED.

	INCHES		MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.570	0.620	14.48	15.75
В	0.380	0.405	9.66	10.28
C	0.160	0.190	4.07	4.82
D	0.025	0.035	0.64	0.88
F	0.142	0.147	3.61	3.73
G	0.095	0.105	2.42	2.66
Н	0.110	0.155	2.80	3.93
J	0.018	0.025	0.46	0.64
K	0.500	0.562	12.70	14.27
L	0.045	0.060	1.15	1.52
N	0.190	0.210	4.83	5.33
Q	0.100	0.120	2.54	3.04
R	0.080	0.110	2.04	2.79
S	0.045	0.055	1.15	1.39
T	0.235	0.255	5.97	6.47
U	0.000	0.050	0.00	1.27
٧	0.045		1.15	
Z		0.080		2.04

#### **PACKAGE DIMENSIONS**


#### TO-220 **TH SUFFIX** CASE 314A-03 ISSUE D



- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: INCH.
  3. DIMENSION D DOES NOT INCLUDE INTERCONNECT BAR (DAMBAR) PROTRUSION. DIMENSION D INCLUDING PROTRUSION SHALL NOTE TYPETED AND A NOT EXCEED 0.043 (1.092) MAXIMUM.

	INCHES		MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.572	0.613	14.529	15.570
В	0.390	0.415	9.906	10.541
С	0.170	0.180	4.318	4.572
D	0.025	0.038	0.635	0.965
Е	0.048	0.055	1.219	1.397
F	0.570	0.585	14.478	14.859
G	0.067	BSC	1.702 BSC	
J	0.015	0.025	0.381	0.635
K	0.730	0.745	18.542	18.923
L	0.320	0.365	8.128	9.271
Q	0.140	0.153	3.556	3.886
S	0.210	0.260	5.334	6.604
U	0.468	0.505	11.888	12.827

#### TO-220 **TV SUFFIX** CASE 314B-05 **ISSUE J**



- OTES.


  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

  2. CONTROLLING DIMENSION: INCH.
- 2. OWN NOLLING DIMENSION. NOCH.
  3. DIMENSION D DOES NOT INCLUDE
  INTERCONNECT BAR (DAMBAR) PROTRUSION.
  DIMENSION D INCLUDING PROTRUSION SHALL
  NOT EXCEED 0.043 (1.092) MAXIMUM.

	INCHES		MILLIN	IETERS	
DIM	MIN	MAX	MIN	MAX	
Α	0.572	0.613	14.529	15.570	
В	0.390	0.415	9.906	10.541	
С	0.170	0.180	4.318	4.572	
D	0.025	0.038	0.635	0.965	
E	0.048	0.055	1.219	1.397	
F	0.850	0.935	21.590	23.749	
G	0.067	BSC	1.702 BSC		
Н	0.166	BSC	4.216 BSC		
J	0.015	0.025	0.381	0.635	
K	0.900	1.100	22.860	27.940	
L	0.320	0.365	8.128	9.271	
N	0.320	BSC	8.128	BSC	
Q	0.140	0.153	3.556	3.886	
S		0.620		15.748	
U	0.468	0.505	11.888	12.827	
٧		0.735		18.669	
W	0.090	0.110	2.286	2.794	

#### **PACKAGE DIMENSIONS**


TO-220 **T SUFFIX** CASE 314D-04 ISSUE E



- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: INCH.
  3. DIMENSION D DOES NOT INCLUDE INTERCONNECT BAR (DAMBAR) PROTRUSION. DIMENSION D INCLUDING PROTRUSION SHALL NOT EXCEED 10.92 (0.043) MAXIMUM.

	INCHES		MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.572	0.613	14.529	15.570
В	0.390	0.415	9.906	10.541
С	0.170	0.180	4.318	4.572
D	0.025	0.038	0.635	0.965
E	0.048	0.055	1.219	1.397
G	0.067	BSC	1.702 BSC	
Н	0.087	0.112	2.210	2.845
J	0.015	0.025	0.381	0.635
K	0.990	1.045	25.146	26.543
L	0.320	0.365	8.128	9.271
Q	0.140	0.153	3.556	3.886
U	0.105	0.117	2.667	2.972

#### **DPAK DT SUFFIX** CASE 369A-13 **ISSUE AA**



- NOTES:


  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

  2. CONTROLLING DIMENSION: INCH.

	INCHES		MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.235	0.250	5.97	6.35
В	0.250	0.265	6.35	6.73
С	0.086	0.094	2.19	2.38
D	0.027	0.035	0.69	0.88
Е	0.033	0.040	0.84	1.01
F	0.037	0.047	0.94	1.19
G	0.180	BSC	4.58 BSC	
Н	0.034	0.040	0.87	1.01
J	0.018	0.023	0.46	0.58
K	0.102	0.114	2.60	2.89
L	0.090	BSC	2.29	BSC
R	0.175	0.215	4.45	5.46
S	0.020	0.050	0.51	1.27
U	0.020		0.51	
٧	0.030	0.050	0.77	1.27
Z	0.138		3.51	

#### **PACKAGE DIMENSIONS**

#### SOIC-8 **D SUFFIX** CASE 751-06 **ISSUE T**




- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
  2. DIMENSIONS ARE IN MILLIMETER.
  3. DIMENSION D AND E DO NOT INCLUDE MOLD PROTEINING AND E DO NOT INCLUDE MOLD

- PROTRUSION.
  MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
- MAXIMUM MOLD FRO HOSION 0.13 PER SIDE.
  DIMENSION B DOES NOT INCLUDE DAMBAR
  PROTRUSION. ALLOWABLE DAMBAR
  PROTRUSION SHALL BE 0.127 TOTAL IN EXCESS
  OF THE B DIMENSION AT MAXIMUM MATERIAL

_		
	MILLIN	IETERS
DIM	MIN	MAX
Α	1.35	1.75
A1	0.10	0.25
В	0.35	0.49
С	0.19	0.25
D	4.80	5.00
E	3.80	4.00
е	1.27	BSC
Н	5.80	6.20
h	0.25	0.50
L	0.40	1.25
A	0 °	7 °

#### D<sup>2</sup>PAK **D2T SUFFIX** CASE 936-03 **ISSUE B**




- NOTES:

  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: INCH.
  3. TAB CONTOUR OPTIONAL WITHIN DIMENSIONS A AND K.
  4. DIMENSIONS U AND V ESTABLISH A MINIMUM MOUNTING SURFACE FOR TERMINAL 4.
  5. DIMENSIONS A AND B DO NOT INCLUDE MOLD FLASH OR GATE PROTRUSIONS. MOLD FLASH AND GATE PROTRUSIONS NOT TO EXCEED 0.025 (0.635) MAXIMUM.

	INCHES		MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.386	0.403	9.804	10.236
В	0.356	0.368	9.042	9.347
С	0.170	0.180	4.318	4.572
D	0.026	0.036	0.660	0.914
Ε	0.045	0.055	1.143	1.397
F	0.051	REF	1.295	REF
G	0.100	BSC	2.540	BSC
Н	0.539	0.579	13.691	14.707
٦	0.125	MAX	3.175 MAX	
K	0.050	REF	1.270 REF	
L	0.000	0.010	0.000	0.254
M	0.088	0.102	2.235	2.591
N	0.018	0.026	0.457	0.660
Р	0.058	0.078	1.473	1.981
R	5° REF		5° REF	
S	0.116 REF		2.946 REF	
U	0.200	MIN	5.080	MIN
٧	0.250	MIN	6.350	MIN

### **PACKAGE DIMENSIONS**

#### D<sup>2</sup>PAK **D2T SUFFIX** CASE 936A-02 ISSUE A



- NOTES:

  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: INCH.
  3. TAB CONTOUR OPTIONAL WITHIN DIMENSIONS A AND K.
  4. DIMENSIONS U AND V ESTABLISH A MINIMUM MOUNTING SURFACE FOR TERMINAL 6.
  5. DIMENSIONS A AND B DO NOT INCLUDE MOLD FLASH OR GATE PROTRUSIONS. MOLD FLASH AND GATE PROTRUSIONS NOT TO EXCEED 0.025 (0.635) MAXIMUM.

	INCHES		MILLIMETERS	
DIM	MIN	MAX	MIN	MAX
Α	0.386	0.403	9.804	10.236
В	0.356	0.368	9.042	9.347
С	0.170	0.180	4.318	4.572
D	0.026	0.036	0.660	0.914
Ε	0.045	0.055	1.143	1.397
G	0.067 BSC		1.702 BSC	
Н	0.539	0.579	13.691	14.707
K	0.050 REF		1.270 REF	
L	0.000	0.010	0.000	0.254
M	0.088	0.102	2.235	2.591
N	0.018	0.026	0.457	0.660
Р	0.058	0.078	1.473	1.981
R	5°REF		5° REF	
S	0.116 REF		2.946 REF	
U	0.200 MIN		5.080 MIN	
٧	0.250 MIN		6.350 MIN	



ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affliliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

#### **PUBLICATION ORDERING INFORMATION**

#### NORTH AMERICA Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

**Phone**: 303–675–2175 or 800–344–3860 Toll Free USA/Canada **Fax**: 303–675–2176 or 800–344–3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

Fax Response Line: 303-675-2167 or 800-344-3810 Toll Free USA/Canada

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

EUROPE: LDC for ON Semiconductor - European Support

German Phone: (+1) 303–308–7140 (Mon–Fri 2:30pm to 7:00pm CET)

Email: ONlit-german@hibbertco.com

French Phone: (+1) 303–308–7141 (Mon–Fri 2:00pm to 7:00pm CET)

Email: ONlit-french@hibbertco.com

English Phone: (+1) 303–308–7142 (Mon–Fri 12:00pm to 5:00pm GMT)

Email: ONlit@hibbertco.com

EUROPEAN TOLL-FREE ACCESS\*: 00-800-4422-3781

\*Available from Germany, France, Italy, UK, Ireland

#### CENTRAL/SOUTH AMERICA:

Spanish Phone: 303-308-7143 (Mon-Fri 8:00am to 5:00pm MST)

Email: ONlit-spanish@hibbertco.com

ASIA/PACIFIC: LDC for ON Semiconductor – Asia Support

Phone: 303–675–2121 (Tue–Fri 9:00am to 1:00pm, Hong Kong Time)

Toll Free from Hong Kong & Singapore: 001–800–4422–3781

Email: ONlit-asia@hibbertco.com

JAPAN: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–0031

Phone: 81–3–5740–2700 Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local Sales Representative.