



Monolithic Dual SPST CMOS Analog Switch

FEATURES

- ± 15 V Input Signal Range
- 44-V Maximum Supply Ranges
- On-Resistance: $45\ \Omega$
- TTL and CMOS Compatibility

BENEFITS

- Wide Dynamic Range
- Simple Interfacing
- Reduced External Component Count

APPLICATIONS

- Servo Control Switching
- Programmable Gain Amplifiers
- Audio Switching
- Programmable Filters



DESCRIPTION

The DG200A is a dual, single-pole, single-throw analog switch designed to provide general purpose switching of analog signals. This device is ideally suited for designs requiring a wide analog voltage range coupled with low on-resistance.

Each switch conducts equally well in both directions when on, and blocks up to 30 V peak-to-peak when off. In the on condition, this bi-directional switch introduces no offset voltage of its own.

The DG200A is designed on Vishay Siliconix' improved PLUS-40 CMOS process. An epitaxial layer prevents latchup.

FUNCTIONAL BLOCK DIAGRAM AND PIN CONFIGURATION



TRUTH TABLE	
Logic	Switch
0	ON
1	OFF

Logic "0" ≤ 0.8 V
Logic "1" ≥ 2.4 V

ORDERING INFORMATION		
Temp Range	Package	Part Number
0 to 70°C	14-Pin Plastic DIP	DG200ACJ
−25 to 85°C	14-Pin CerDIP	DG200ABK
	10-Pin Metal Can	DG200ABA
−55 to 125°C	14-Pin CerDIP	DG200AAK
		DG200AAK/883, JM38510/12301BCA, 5962-9562901QCA
	10-Pin Metal Can	DG200AAA
		DG200AAA/883, JM38510/12301BIC
	14-Pin Sidebraz	JM38510/12301BCC

ABSOLUTE MAXIMUM RATINGS

V+ to V–	44 V
GND to V–	25 V
Digital Inputs ^a , V _S , V _D	(V–) –2 V to (V+) +2 V or 30 mA, whichever occurs first
Current (Any Terminal) Continuous	30 mA
Current S or D (Pulsed at 1 ms, 10% Duty Cycle Max)	100 mA
Storage Temperature	(AX, BX Suffix) –65 to 150°C (CJ Suffix) –65 to 125°C

Power Dissipation (Package) ^b	
10-Pin Metal Can ^c	450 mW
14-Pin CerDIP ^d	825 mW
14-Pin Plastic DIP ^e	470 mW

Notes:

- a. Signals on S_X , D_X , or IN_X exceeding V+ or V- will be clamped by internal diodes. Limit forward diode current to maximum current ratings.
- b. All leads welded or soldered to PC Board.
- c. Derate 6 mW/°C above 75°C
- d. Derate 11 mW/°C above 75°C
- e. Derate 6.5 mW/°C above 25°C

SCHEMATIC DIAGRAM (TYPICAL CHANNEL)




FIGURE 1.







SPECIFICATIONS ^a										
Parameter	Symbol	Test Conditions Unless Otherwise Specified V+ = 15 V, V– = –15 V VIN = 2.4 V, 0.8 V ^f	Temp ^b	Typ ^c	A Suffix –55 to 125°C		B, C Suffix		Unit	
					Min ^d	Max ^d	Min ^d	Max ^d		
Analog Switch										
Analog Signal Range ^e	VANALOG		Full		–15	15	–15	15	V	
Drain-Source On-Resistance	rDS(on)	VD = ±10 V, IS = –1 mA	Room Full	45		70 100		80 100	Ω	
Source Off Leakage Current	IS(off)	VS = ±14 V, VD = ∓14 V	Room Full	±0.01	–2 –100	2 100	–5 –100	5 100	nA	
Drain Off Leakage Current	ID(off)	VD = ±14 V, VS = ∓14 V	Room Full	±0.01	–2 –100	2 100	–5 –100	5 100		
Channel On Leakage Current ^f	ID(on)	VS = VD = ±14 V	Room Full	±0.1	–2 –200	2 200	–5 –200	5 200		
Digital Control										
Input Current with Input Voltage High	IINH	VIN = 2.4 V	Room Full	0.0009	–0.5 –1		–1 –10		μA	
		VIN = 15 V	Room Full	0.005		0.5 1		1 10		
Input Current with Input Voltage Low	IINL	VIN = 0 V	Room Full	–0.0015	–0.5 –1		–1 –10			
Dynamic Characteristics										
Turn-On Time	tON	See Switching Time Test Circuit		Room	440		1000		1000	ns
Turn-Off Time	tOFF			Room	340		425		425	
Charge Injection	Q	CL = 1000 pF, Vg = 0 V Rg = 0 Ω		Room	–10					pC
Source-Off Capacitance	CS(off)	f = 140 kHz VIN = 5 V	VS = 0 V	Room	9					pF
Drain-Off Capacitance	CD(off)		VD = 0 V	Room	9					
Channel-On Capacitance	CD(on) + CS(on)	VD = VS = 0 V, VIN = 0 V		Room	25					
Off Isolation	OIRR	VIN = 5 V, RL = 75 Ω VS = 2 V, f = 1 MHz		Room	75					dB
Crosstalk (Channel-to-Channel)	XTALK			Room	90					
Power Supplies										
Positive Supply Current	I+	Both Channels On or Off VIN = 0 V and 2.4 V		Room	0.8		2		2	mA
Negative Supply Current	I–			Room	–0.23	–1		–1		

Notes:

- Refer to PROCESS OPTION FLOWCHART.
- Room = 25°C, Full = as determined by the operating temperature suffix.
- Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
- The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
- Guaranteed by design, not subject to production test.
- V_{IN} = input voltage to perform proper function.

TYPICAL CHARACTERISTICS (25°C UNLESS NOTED)



TEST CIRCUITS

V_O is the steady state output with switch on. Feedthrough via gate capacitance may result in spikes at leading and trailing edge of output waveform.




FIGURE 2. Switching Time




FIGURE 3. Charge Injection




FIGURE 4. Off Isolation

FIGURE 5. Channel-to-Channel Crosstalk