## Component Video Selector

## FEATURES

- Wide Bandwidth: 200 MHz
- Very Low Crosstalk: -70 dB at 5 MHz
- CMOS Compatible
- ${ }^{2} \mathrm{C}$ Bus Compatible
- Fast Switching-ton: <200 ns
- Low ros(on): $44 \Omega$
- Single Supply Capability


## BENEFITS

- Low Insertion Loss
- Improved System Performance
- Reduced Power Consumption
- Easily Interfaced
- Future System Expansion via $1^{2} \mathrm{C}$ Bus


## APPLICATIONS

- Component Video Switching: RGB + SYNC, S-VHS, Y-C, etc.
- Audio/Video Routing
- Digital TV
- ATE
- ${ }^{2} \mathrm{C}$ Bus Audio/Video Systems
- SCART Video Switching


## DESCRIPTION

The DG894 is a monolithic video selector designed for switching a variety of component video signals. The low on-resistance and low capacitance of the DG894 make it ideal for video/audio signal routing. Switch control can be through direct CMOS addressing or through the two-wire $\mathrm{I}^{2} \mathrm{C}$ bus.

The DG894 is built on the Vishay Siliconix proprietary D/CMOS process that combines n-channel DMOS switching FETs with low-power CMOS control logic and drivers. Low-capacitance DMOS FETs are used to achieve high levels of off isolation at low cost.

FUNCTIONAL BLOCK DIAGRAM AND PIN CONFIGURATION


| TRUTH TABLE |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| SMO | SEL | SDA | SCL | Function/Switch On |
| 0 | 0 | ${ }^{2} \mathrm{C}$ C Bus Operation, Address $\mathrm{A}_{0}=$ "1" |  |  |
| 0 | 1 | ${ }^{2} \mathrm{C}$ Bus Operation, Address $\mathrm{A}_{0}=$ " 0 " |  |  |
| 1 | 0 | 0 | 0 | All switches off |
| 1 | 0 | 0 | 1 | $\mathrm{Y}_{0}, \mathrm{C}_{0}$ |
| 1 | 0 | 1 | 0 | $Y_{1}, C_{1}$ |
| 1 | 0 | 1 | 1 | $\mathrm{Y}_{2}, \mathrm{C}_{2}$ |
| 1 | 1 | 0 | 0 | $\mathrm{R}_{1}, \mathrm{G}_{1}, \mathrm{~B}_{1}, \mathrm{~F}_{1}$ |
| 1 | 1 | 0 | 1 | $\mathrm{R}_{2}, \mathrm{G}_{2}, \mathrm{~B}_{2}, \mathrm{~F}_{2}$ |
| 1 | 1 | 1 | 0 | $\mathrm{R}_{1}, \mathrm{G}_{1}, \mathrm{~B}_{1}, \mathrm{~F}_{1}, \mathrm{Y}_{1}, \mathrm{C}_{1}$ |
| 1 | 1 | 1 | 1 | $\mathrm{R}_{2}, \mathrm{G}_{2}, \mathrm{~B}_{2}, \mathrm{~F}_{2}, \mathrm{Y}_{2}, \mathrm{C}_{2}$ |


| ORDERING INFORMATION |  |  |
| :---: | :---: | :--- |
| Temp Range | Package | Part Number |
| -40 to $85^{\circ} \mathrm{C}$ | 28 -Pin Plastic DIP | DG894DJ |
|  | 28 -Pin Wide Body SOIC | DG894DW |

## ABSOLUTE MAXIMUM RATINGS

| V+ to GND | 0.3 V to 19 V |
| :---: | :---: |
| V + to V- | -0.3 V to 19 V |
| V- to GND | -10 V to 0.3 V |
| Digital Inputs | . . . . . GND -0.3 V to (V+) +0.3 V or 20 mA , whichever occurs first |
| Signal Inputs | $\mathrm{V}_{\mathrm{SS}}-0.3 \mathrm{~V} \text { to } 8 \mathrm{~V}$ <br> or 20 mA , whichever occurs first |
| Continuous Current (Any Terminal) | 20 mA |



## SPECIFICATIONS

| Parameter | Symbol | Test Conditions Unless Otherwise Specified$\begin{gathered} \mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=-5 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{INH}}=3 \mathrm{~V}, \mathrm{~V}_{\text {INL }}=1.5 \mathrm{~V} \mathrm{e} \end{gathered}$ | Tempa | $\begin{gathered} \text { Limits } \\ -40 \text { to } 85^{\circ} \mathrm{C} \end{gathered}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min ${ }^{\text {c }}$ | Typ ${ }^{\text {b }}$ | Max ${ }^{\text {c }}$ |  |
| Analog Switch |  |  |  |  |  |  |  |
| Analog Signal Range ${ }^{\text {d }}$ | $\mathrm{V}_{\text {ANALOG }}$ | $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{GND}$ | Full | 0 |  | 4 | V |
|  |  | $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=-5 \mathrm{~V}$ | Full | -2 |  | 2 |  |
| Drain-Source On-Resistance | $\mathrm{r}_{\mathrm{DS} \text { (on) }}$ | $\mathrm{I}_{\mathrm{S}}=-10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{D}}=0 \mathrm{~V}$ | Room Full |  | $\begin{aligned} & 44 \\ & 51 \end{aligned}$ | $\begin{aligned} & \hline 100 \\ & 150 \end{aligned}$ | $\Omega$ |
| Resistance Match Between Channels | $\Delta \mathrm{r}_{\text {DS }}(\mathrm{on})$ |  | Room |  | 10 |  |  |
| Source Off Leakage Current | $\mathrm{I}_{\text {(off) }}$ | $\mathrm{V}_{\mathrm{S}}=4 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=0 \mathrm{~V}$ | Room Full | $\begin{gathered} \hline-10 \\ -100 \end{gathered}$ | -0.05 | $\begin{gathered} \hline 10 \\ 100 \end{gathered}$ |  |
| Drain Off Leakage Current | $I_{\text {( }(\text { off })}$ | $\mathrm{V}_{\mathrm{D}}=4 \mathrm{~V}, \mathrm{~V}_{S}=0 \mathrm{~V}$ | Room Full | $\begin{gathered} \hline-10 \\ -100 \end{gathered}$ | -0.05 | $\begin{gathered} 10 \\ 100 \end{gathered}$ | nA |
| Total Switch On Leakage Current | $\mathrm{I}_{\mathrm{D} \text { (on) }}$ | $\mathrm{V}_{\mathrm{D}}=\mathrm{V}_{\mathrm{S}}=4 \mathrm{~V}$ | Room Full | $\begin{gathered} \hline-10 \\ -100 \end{gathered}$ | -0.07 | $\begin{gathered} \hline 10 \\ 100 \end{gathered}$ |  |
| Input |  |  |  |  |  |  |  |
| Input Voltage High | $\mathrm{V}_{\text {INH }}$ |  | Full | 3 | 2.55 |  | V |
| Input Voltage Low | $\mathrm{V}_{\text {INL }}$ |  | Full |  | 2.55 | 1.5 |  |
| Input Threshold | $\mathrm{V}_{\text {th }}$ |  | Room |  | 2.55 |  |  |
| Temp Coefficient of Input Threshold | TC ${ }_{\text {th }}$ |  | Full |  | -200 |  | ${ }^{\mu}{ }^{\circ} \mathrm{V} /$ |
| Input Current | 1 N | $\mathrm{V}_{\mathrm{IN}}=\mathrm{GND}$ or $\mathrm{V}_{\mathrm{DD}}$ | Room Full | $\begin{gathered} \hline-1 \\ -20 \end{gathered}$ | 0.05 | $\begin{gathered} 1 \\ 20 \end{gathered}$ | $\mu \mathrm{A}$ |
| Output Voltage Low | $\mathrm{V}_{\mathrm{OL}}$ | Pin 21, During Acknowledge, $\mathrm{I}_{\mathrm{OL}}=3 \mathrm{~mA}$ | Room |  |  | 0.4 | V |
| Dynamic |  |  |  |  |  |  |  |
| Input Capacitance ${ }^{\text {d }}$ | $\mathrm{C}_{\text {in }}$ | Pin 21, 22 | Room |  | 3 | 10 | pF |
| On State Input Capacitance ${ }^{\text {d }}$ | $\mathrm{C}_{\text {S(on) }}$ | $\mathrm{V}_{\mathrm{S}}=\mathrm{V}_{\mathrm{D}}=0 \mathrm{~V}$ | Room |  | 10 | 15 |  |
| Off State Input Capacitance ${ }^{\text {d }}$ | $\mathrm{C}_{\text {S(off) }}$ | $\mathrm{V}_{\mathrm{S}}=0 \mathrm{~V}$ | Room |  | 4 | 8 |  |
| Off State Output Capacitance ${ }^{\text {d }}$ | $\mathrm{C}_{\mathrm{D} \text { (off) }}$ | $\mathrm{V}_{\mathrm{D}}=0 \mathrm{~V}$ | Room |  | 4 | 8 |  |
| Bandwidth ${ }^{\text {d }}$ | BW | $\mathrm{R}_{\mathrm{L}}=50 \Omega$, See Figure 1 | Room | 200 | 500 |  | MHz |
| Turn On Time | ton | $\begin{gathered} \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}, 50 \% \text { to } 90 \% \\ \mathrm{~V} S=-5 \mathrm{~V}, 0 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}}=3 \mathrm{~V}, \\ \text { See Figure } 1 \end{gathered}$ | Room |  |  | 200 | ns |
| Turn Off Time | toff |  | Room |  |  | 180 |  |
| SCL Max Clock Frequency | $\mathrm{F}_{\text {SCL }}(\mathrm{MAX})$ |  | Full | 100 |  |  | kHz |
| Component Crosstalk | $\mathrm{X}_{\text {TALK(CO) }}$ | $\begin{gathered} \mathrm{R}_{\mathrm{IN}}=10 \Omega, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega \\ \mathrm{f}=5 \mathrm{MHz} \text {, See Figure } 2 \text { and } 3 \end{gathered}$ | Room |  | -85 |  | dB |
| Channel Crosstalk | $\mathrm{X}_{\text {TALK(CH) }}$ |  | Room |  | -85 |  |  |

## SPECIFICATIONS

| Parameter | Symbol | Test Conditions Unless Otherwise Specified$\begin{gathered} V_{D D}=12 \mathrm{~V}, V_{S S}=-5 \mathrm{~V} \\ V_{\text {INH }}=3 \mathrm{~V}, \mathrm{~V}_{\text {INL }}=1.5 \mathrm{~V} \end{gathered}$ | Temp ${ }^{\text {a }}$ | $\begin{gathered} \text { Limits } \\ -40 \text { to } 85^{\circ} \mathrm{C} \end{gathered}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min ${ }^{\text {c }}$ | Typ ${ }^{\text {b }}$ | Max ${ }^{\text {c }}$ |  |
| Supply Voltage |  |  |  |  |  |  |  |
| Positive Supply Current | $1+$ | All Control Inputs $0 \mathrm{~V}, 5 \mathrm{~V}$ | Room Full |  | 3 | 8 10 | mA |
| Negative Supply Current | $1-$ |  | Room Full | -8 -10 | -2.5 -3.0 |  |  |

Notes:
a. Room $=25^{\circ} \mathrm{C}$, Full $=$ as determined by the operating temperature suffix.
b. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing
c. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
d. Guaranteed by design, not subject to production test.
e. $\quad \mathrm{V}_{\mathrm{IN}}=$ input voltage to perform proper function.


## TYPICAL CHARACTERISTICS ( $25^{\circ} \mathrm{C}$ UNLESS NOTED)



TYPICAL CHARACTERISTICS (25 ${ }^{\circ}$ C UNLESS NOTED)


SDA Output Current vs. Supply Voltage




SDA Output Current vs. Temperature


Channel Crosstalk


## TEST CIRCUITS


$C_{L}$ (includes fixture and stray capacitance)

$$
V_{O}=V_{S} \quad \frac{R_{L}}{R_{L}+r_{D S(\text { on })}}
$$

FIGURE 1. Switching Time


$$
\mathrm{X}_{\mathrm{TALK}(\mathrm{CO})}=20 \log _{10} \frac{\mathrm{~V}_{\mathrm{OUT}}}{\mathrm{~V}_{\mathrm{IN}}}
$$

FIGURE 2. Component Crosstalk

$X_{\text {TALK }(\mathrm{CH})}=20 \log _{10} \frac{\mathrm{~V}_{\mathrm{OUT}}}{\mathrm{V}_{\mathrm{IN}}}$

FIGURE 3. Channel Crosstalk


FIGURE 4. Bandwidth

## OPERATING VOLTAGE RANGE



FIGURE 5.

PIN DESCRIPTION

| Symbol | Description |
| :---: | :---: |
| $Y_{0}, Y_{1}, Y_{2}$ | An analog channel input, typically luminance. |
| $\mathrm{C}_{0}, \mathrm{C}_{1}, \mathrm{C}_{2}$ | An analog channel input, typically chrominance. |
| $\mathrm{R}_{1}, \mathrm{R}_{2}, \mathrm{G}_{1}, \mathrm{G}_{2}, \mathrm{~B}_{1}, \mathrm{~B}_{2}, \mathrm{FB}_{1}, \mathrm{FB}_{2}$ | An analog channel input, typically "red", "green", "blue" or "fast blanking", as appropriate. |
| GND | Analog and digital ground. |
| $\mathrm{V}_{\mathrm{DD}}$ | Positive supply voltage ${ }^{\text {a }}$ |
| $\mathrm{V}_{S S}$ | Negative supply voltage |
| Yout, $\mathrm{C}_{\text {OUt }}$ | An analog channel output, typically luminance or chrominance, as appropriate |
| $\mathrm{R}_{\text {OUT }}, \mathrm{G}_{\text {OUT }}, \mathrm{B}_{\text {OUT }}, \mathrm{FB}_{\text {OUT }}$ | An analog channel output, typically "red", "green", "blue" or "fast blanking", as appropriate. |
| SMO | A low selects serial mode ( $\left.1^{2} \mathrm{C}\right)$ operation. A high selects CMOS operation. |
| SDA | Serial data line ${ }^{\text {b }}$ |
| SCL | Serial clock line ${ }^{\text {b }}$ |
| SEL | CMOS control line or $\mathrm{I}^{2} \mathrm{C}$ address ${ }^{\text {c }}$ select line |

Notes:
a. Both $V_{D D}$ pins (Pin 1 and Pin 26) must be connected for proper operation.
b. SDA and SCL pins become CMOS control inputs when SMO = High
c. The SEL pin, in $I^{2} \mathrm{C}$ bus operation (i.e., with SMO low), is the least significant bit of the device address. This allows two devices to operate on the same $\mathrm{I}^{2} \mathrm{C}$ bus, yet retain independent control.


FIGURE 6.

## Vishay Siliconix

## $1^{2} \mathrm{C}$ Bus Operation-RGB Switching

Figure 6 shows an inexpensive RGB + stereo selector. The two audio channels are switched via the C, Y terminals. The CLC114 quad video buffer drives four $75-\Omega$ output lines.

## Characteristics of the $I^{2} C$ Bus

The $I^{2} \mathrm{C}$ Bus interface is ideally suited for communication between different ICs or modules. Its salient features are:

- Two wire bidirectional serial bus
- Serial data (SDA) and serial clock (SCL) lines
- Multi-master system (built-in arbitration for multi-master systems)
- Devices have independent clocks
- Master and slave devices can be receivers and/or transmitters.
- Each device has a unique address.
- Maximum bus clock rate of 100 kHz .
- Any number of interfaces may be connected to the bus
- Limited only by total capacitance of 400 pF
- Each pin on bus limited to 10-pF capacitance
- Input levels:
$\mathrm{V}_{\text {IL }} \max =1.5 \mathrm{~V}$ (fixed supply operation)
$V_{I H} \min =3 V$ (fixed supply operation)
$V_{\text {IL }} \max =0.3 \mathrm{~V}_{\mathrm{DD}}$ (wide range supply operation)
$\mathrm{V}_{I H} \min =0.7 \mathrm{~V}_{\mathrm{DD}}$ (wide range supply operation)


## System Configuration

$R_{p}$ value depends on:

- number of devices on bus
- total bus capacitance
- supply voltage (Figure 7).


## Data Transfer on the $I^{2} C$ Bus

If the bus is not being used, both SDA and SCL lines must be left high.

Every byte put onto the SDA line should be eight bits long (MSB first), followed by an acknowledge bit, which is generated by the receiving device.

Each data transfer is initiated with a start condition and ended with a stop condition. The first byte after a start condition is always the address byte. If this is the device's own address, the device will generate an acknowledge by pulling the SDA line low during the ninth clock pulse, then accept the data in subsequent bytes until another start or stop condition is detected.

The eight bit of the address byte is the read/write bit (high = read from addressed device, low = write to the addressed device) so, for the DG894, the address is only considered valid if the $R / W$ bit is low.

Data bytes are always acknowledged during the ninth clock pulse by the addressed device. Note that during the acknowledge period the transmitting device must leave the SDA line high.

Premature termination of the data transfer is allowed by generating a stop condition at any time. When this happens, the DG894 will remain in the state defined by the last complete data byte transmitted.


FIGURE 7.


FIGURE 8. START and STOP Conditions


FIGURE 9. Data Transfer on the $I^{2} \mathrm{C}$ Bus

## Timing Specifications of the $I^{2} C$ Bus

$I^{2} \mathrm{C}$ bus load conditions for timing specifications are as follows:
$4 \mathrm{k} \Omega$ pull-up resistors to +5 V ; 200 pF capacitor to ground. All values are referred to $\mathrm{V}_{\mathrm{IH}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=1.5 \mathrm{~V}$.

| Parameter | Symbol | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| SCL Clock Frequency | $\mathrm{f}_{\mathrm{scl}}$ | - | 100 | kHz |
| Bus Free Before Start | $\mathrm{t}_{\text {BUF }}$ | 4.7 | - | $\mu \mathrm{S}$ |
| Start Condition Set-up Time | tsu;STA | 4.7 | - |  |
| Start Condition Hold Time | thD; STA | 4 | - |  |
| SCL and SDA Low Period | tow | 4.7 | - |  |
| SCL and SDA High Period | $\mathrm{t}_{\text {HIGH }}$ | 4 | - |  |
| SCL and SDA Rise Time | $\mathrm{t}_{\mathrm{r}}$ | - | 1.0 |  |
| SCL and SDA Fall Time | $\mathrm{t}_{\mathrm{f}}$ | - | 0.3 |  |
| Data Set-Up Time (WRITE) | tsu;DAT | 0.25 | - |  |
| Data Hold Time (WRITE) | thD:DAT | 0* | - |  |

*A transmitter must internally provide at lease a hold time to bridge the undefined region (max 300 ns ) of the falling edge of the SCL.

## $I^{2} \mathbf{C}$ Bus Protocol

The DG894 is a slave receiver type of $I^{2} C$ interface and has four allocated addresses, two of which are user programmable through the SEL pin. Additional addresses may be obtained by a metal mask option for users requiring more than two DG894s on the same $1^{2} \mathrm{C}$ bus. Contact Vishay Siliconix marketing for further information.

After the correct address has been sent, only one data byte is needed to define the switch configuration. Subsequent data put onto the bus will update the switches until a STOP condition (or another START condition) signals that the device is no longer being addressed. The switches will then remain in their last configuration as long as power is maintained to the chip.

## Power on Reset

A power on reset function is provided on the DG894 to turn all switches off following power up if the $I^{2} \mathrm{C}$ mode is selected. In the CMOS control mode, the switches are selected according to the state of the control inputs.


FIGURE $10 . \mathbf{I}^{2} \mathrm{C}$ Bus Timing Diagram

Minimum Bit Stream to Set Up DG894 Switches


| STA | = START CONDITION |
| :---: | :---: |
| $\mathrm{A}_{1}$ | = 0 (programmable to " 1 " with metal mask change) |
| $\mathrm{A}_{0}$ | = SEL. Address bit set by use (address is inverse of SEL logic level) |
| R/W | = READ/WRITE bit (must be "0", only WRITE mode allowed for DG894) |
| ACK | = Acknowledge bit ("0") generated by DG894 |
| $\mathrm{D}_{4}$ | $=0-\mathrm{R}_{2}, \mathrm{G}_{2}, \mathrm{~B}_{2}$, and $\mathrm{FB}_{2}$ switches off |
| $\mathrm{D}_{4}$ | $=1-R_{2}, G_{2}, B_{2}$, and $\mathrm{FB}_{2}$ switches on |
| $\mathrm{D}_{3}$ | $=0-R_{1}, G_{1}, B_{1}$, and $\mathrm{FB}_{1}$ switches off |
| $\mathrm{D}_{3}$ | $=1-\mathrm{R}_{1}, \mathrm{G}_{1}, \mathrm{~B}_{1}$, and $\mathrm{FB}_{1}$ switches on |
| $\mathrm{D}_{2}$ | $=0-Y_{2}, C_{2}$, switches off |
| $\mathrm{D}_{2}$ | $=1-Y_{2}, C_{2}$, switches on |
| $\mathrm{D}_{1}$ | $=0-Y_{1}, C_{1}$, switches off |
| $\mathrm{D}_{1}$ | $=1-Y_{1}, C_{1}$, switches on |
| $\mathrm{D}_{0}$ | $=0-\mathrm{Y}_{0}$ and $\mathrm{C}_{0}$ switches off |
| $\mathrm{D}_{0}$ | $=1-\mathrm{Y}_{0}$ and $\mathrm{C}_{0}$ switches on |
| STO | = STOP CONDITION |

