800 V/µs

±300 mA

50 MHz

5 ΜΩ



# LM6125/LM6225/LM6325 High Speed Buffer

### **General Description**

The LM6125 family of high speed unity gain buffers slew at 800 V/µs and have a small signal bandwidth of 50 MHz while driving a 50Ω load. These buffers drive ±300 mA peak and do not oscillate while driving large capacitive loads. The LM6125 contains unique features not found in power buffers; these include current limit, thermal shutdown, electronic shutdown, and an error flag that warns of fault conditions.

These buffers are built with National's VIPTM (Vertically Integrated PNP) process which provides fast PNP transistors that are true complements to the already fast NPN devices. This advanced junction-isolated process delivers high speed performance without the need for complex and expensive dielectric isolation.

#### **Features**


- Wide bandwidth
- Peak output current
- High input impedance
- M No oscillations with capacitive loads
- Current and thermal limiting
- Electronic shutdown
- "Bi-state" output
- Error flag warns of faults
- Slew rate and bandwidth 100% tested
- 5V to ±15V operation guaranteed
- $\blacksquare$  Fully specified to drive  $50\Omega$  lines

### Simplified Schematic and Block Diagram

# THERMAL SHUTDOWN FAULT DETECT 20 ELECTRONIC SHUTDOWN TL/H/9222-1 4 (2) TL/H/9222-2


Numbers in () are for 14-pin N DIP.

#### **Pin Configurations**



\*Heat sinking pins. rnally connected to V-. Order Number LM6225N

or LM6325N See NS Package Number N14A



TL/H/9222-4

Top View

Note: Pin 4 connected to case

Order Number LM6125H or LM6225H See NS Package Number H08C

#### Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage input to Output Voltage (Note 2)

36V (±18V)

Input Voltage **Output Short-Circuit to GND** 

(Note 3) Flag Output Voltage

Continuous  $GND \le Vflag \le +Vsupply$ 

Storage Temperature Range

-65°C to +150°C

Lead Temperature

(Soldering, 10 seconds) ESD Tolerance (Note 11)

260°C

±1500V

±7V

± Vsupply

150°C

N 40°C/W 150°C/W

θ<sub>JA</sub> (Note 4) Maximum Junction Temp. (T,)

**Operating Temperature Range** LM6125

LM6225 LM6325

Operating Supply Voltage Range

-55°C to +125°C -40°C to +85°C 0°C to +70°C 4.75V to ±16V

150°C

#### DC Electrical Characteristics (Note 5)

Symbol	Parameter	Conditions		LM6125		LM6225		LM6325		
			Тур	Tested Limit (Note 6)	Limit Limit Limit Li	Design Limit (Note 7)	Tested Limit (Note 6)	Design Limit (Note 7)	Units	
A <sub>V1</sub>	Voltage Gain 1	$H_L = 1k\Omega, V_{IN} = \pm 10V$	0.990	0.980 <b>0.970</b>		0.980	0.950	0.970	0.950	
A <sub>V2</sub>	Voltage Gain 2	$R_L = 50\Omega$ , $V_{IN} = \pm 10V$	0.900	0.860 <b>0.800</b>		0.860	0.820	0.850	0.820	V/V min
A <sub>V3</sub>	Voltage Gain 3 (Note 8)	R <sub>L</sub> = 50Ω, V <sub>IN</sub> = 2 V <sub>PP</sub> V <sup>+</sup> = 5V (1.58 V <sub>PP</sub> )	0.840			0.780	0.700	0.750	0.700	,,,,,,
Vos	Offset Voltage	R <sub>L</sub> = 1 kΩ	15	30 <b>50</b>		30	60	50	100	mV max
lg	Input Bias Current	$R_L = 1 k\Omega, R_S = 10 k\Omega$	1	4 7		4	7	5	7	μA mex
RIN	Input Resistance	$R_L = 50\Omega$	5							MΩ
CiN	Input Capacitance		3.5							p₽
Ro	Output Resistance	I <sub>OUT</sub> = ±10 mA	3	5 <b>10</b>		5	10	5	6	Ω mex
ls1	Supply Current 1	A <sub>L</sub> = ∞	15	18 20		18	20	20	22	ŧ
182	Supply Current 2	R <sub>L</sub> = ∞, V <sup>+</sup> = 5V	14	16 18		16	18	18	20	mA max
ls/D	Supply Current in Shutdown	$R_L = \infty, V \pm = \pm 15V$	1.1	1.5 <b>2.0</b>		1.5	2.0	1.5	2.0	
V <sub>O1</sub>	Output Swing 1	R <sub>L</sub> = 1 kΩ	13.5	13.3 13		13.3	13	13.2	13	
V <sub>O2</sub>	Output Swing 2	$R_L = 100\Omega$	12.7	11.5 10	1	11.5	10	11	10	±V
V <sub>O3</sub>	Output Swing 3	$R_L = 50\Omega$	12	11	ì	11	9	10	8	
V <sub>O4</sub>	Output Swing 4	$R_L = 50\Omega$ V <sup>+</sup> = 5V (Note 8)	1.8	1.6 1.3		1.6	1.4	1.6	1.5	V <sub>PP</sub>
PSRR	Power Supply Rejection Ratio	$V\pm=\pm 5V$ to $\pm 15V$	70	60 55		60	50	60	50	dB min
V <sub>OL</sub>	Flag Pin Output Low Voltage	I <sub>SINK</sub> Flag Pin = 500 μA (Note 9)		300 <b>400</b>		300	400	340	400	mV max
Юн	Flag Pin Output High Current	V <sub>OH</sub> Flag Pin = 15V V <sub>S/D</sub> = 0V (Note 9)	0.01	10 20		10	20	10	20	μA max

-10

-10

-20

-20

100

-10

-10

100

Shutdown Pin

Shutdown Pin

Input Low Current

Input High Current

Bi-State Output

Current

l<sub>IL</sub>

Ι<sub>ΙΗ</sub>

ю

μΑ

max

μΑ

max

μΑ

-20

-20

200

DC Electrical Characteristics (Note 5) (Continued) T-79-25										
Symbol	Parameter		Typ Tested De	LM6125		LM6225		LM6325		
		Conditions		Døsign Limit (Note 7)	Tested Limit (Note 6)	Design Limit (Note 7)	Tested Limit (Note 6)	Dasign Limit (Note 7)	Units	
VTH	Shutdown Threshold		1.4							V
V <sub>IH</sub>	Shutdown Pin Trip Point High			2.0 2.0		2.0	2.0	2.0	2.0	V min
VIL	Shutdown Pin Trip Point Low			0.8 <b>0.8</b>		8.0	0.8	0.8	0.8	V max

-10

-20

-10

-20

50

2000

-0.07

-0.05

# AC Electrical Characteristics (Note 5)

 $V_{S/D} = 0V$ 

 $V_{S/D} = 5V$ 

Shutdown Pin = 0V

 $V_{OUT} = +5V \text{ or } -5V$ 

Symbol	Parameter	i	'	LME	6125	LM	6225	LMC	6325	
		Conditions	Тур	Tested Limit (Note 6)	Design Limit (Note 7)	Tested Limit (Note 6)	Design Limit (Note 7)	Tested Limit (Note 6)	Design Limit (Note 7)	Units
SR <sub>1</sub> SR <sub>2</sub>	Slew Rate 2	$V_{ N} = \pm 11V, R_{L} = 1 \text{ k}\Omega$ $V_{ N} = \pm 11V, R_{L} = 50\Omega$ (Note 10)	1200 800	550		550		550		V/μs min
SR <sub>3</sub>		$V_{IN} = 2 V_{PP}, R_L = 50\Omega$ $V^+ = 5V \text{ (Note 8)}$	50							111111
BW		$\begin{aligned} &V_{IN} = 100 \text{ mVpp} \\ &R_L = 50\Omega \\ &C_L \leq 10 \text{ pF} \end{aligned}$	50	30		30		30		MHz min
t <sub>r</sub> , t <sub>f</sub>	Rise Time Fall Time	$R_L = 50\Omega$ , $C_L \le 10 \text{ pF}$ $V_O = 100 \text{ mVpp}$	8.0							ns
<sup>†</sup> PD	Propagation Delay Time	$R_L = 50\Omega$ , $C_L \le 10 \text{ pF}$ $V_O = 100 \text{ mVpp}$	4.0							пз
	Overshoot	$R_L = 50\Omega$ , $C_L \le 10 pF$ $V_O = 100 \text{ mVpp}$	10							%
V <sub>FT</sub>	V <sub>IN</sub> , V <sub>OUT</sub> Feedthrough In Shutdown	Shutdown Pin = 0V V <sub>IN</sub> = 4 V <sub>P-P</sub> , 1 MHz R <sub>L</sub> = 50Ω	-50							dB
Cout	Output Capacitance in Shutdown	Shutdown Pin = 0V	30							pF
tsp	Shutdown Response Time		700							ns

TL/H/0222-5

Note 1: Absolute Maximum Ratings indicate limits beyond which demage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its rated operating conditions.

Note 2: During current limit, thermal limit, or electronic shutdown the input current will increase if the input to output differential voltage exceeds 6V. For input to output differential voltages in excess of 8V the input current should be limited to  $\pm 20$  mA.

Note 3: The LM9125 series butiers contain current limit and thermal shutdown to protect against fault conditions.

Note 4: For operation at elevated temperature, these devices must be derated based on a thermal resistance of  $\theta_{JA}$  and  $T_{J}$  max,  $T_{J} = T_{A} + \theta_{JA}$  Pp.  $\theta_{JC}$  for the LM6125H and LM6225H is 17°C/W. The thermal impedance  $\theta_{JA}$  of the device in the N package is 40°C/W when soldered directly to a printed circuit board, and the heat-sinking pins (pins 3, 4, 5, 10, 11, and 12) are connected to 2 equare inches of 2 oz. copper. When installed in a socket, the thermal impedance  $\theta_{JA}$  of the N package is 60°C/W.

Note 5: Fig = 500, Vg = ±15V<sub>shutdown</sub> = V+, unless otherwise specified. Boldface numbers apply over the operating temperature range. Numbers is standard typoface apply at T<sub>A</sub> = 25°C. Electrical tests are performed with high-speed automated test equipment, so that T<sub>J</sub> = T<sub>A</sub>, unless otherwise noted.

Note 6: Guaranteed and 100% production tested.

Note 7: Guaranteed over the Operating Temperature Range (but not 100% tested).

Note 8: The input is blazed to +2.5V, and VIN swings Vpp about this value. The input swing is 2 Vpp at all temperatures except for the Ay3 test at -55°C where it is reduced to 1.5 Vpp.


Note 9: The Error Fisg is set (low) during current limit or thermal fault detection in addition to being set by the Shutdown pin. It is an open-collector output which requires an external pullup resistor.

Note the same variety proof for the proof of the proof o


Note 11: The test circuit consists of the human body model of 120 pF in series with 15000.


LOAD CAPACITANCE (pf)


# Typical Performance Characteristics TA = 25°C, VS = ±15V, unless otherwise specified





# Typical Performance Characteristics $T_A = 25^{\circ}C$ , $V_S = \pm 15V$ , unless otherwise specified (Continued)





















TL/H/9222-7

#### **Typical Connection Diagram**



# **Application Hints**

#### **POWER SUPPLY DECOUPLING**

The method of supply bypassing is not critical for stability of the LM6125 series buffers. However, their high current output combined with high slew rate can result in significant voltage transients on the power supply lines if much inductance is present. For example, a slew rate of 900 V/µs into a  $50\Omega$  load produces a di/dt of 18 A/ $\mu$ s. Multiplying this by a wiring inductance of 50 nH results in a 0.9V transient. To minimize this problem use high quality decoupling very close to the device. Suggested values are a 0.1 µF ceramic in parallel with one or two 2.2  $\mu F$  tantalums. A ground plane is recommended.

#### **LOAD IMPEDANCE**

The LM6125 is stable into any load when driven by a  $50\Omega$ source. As shown in the Overshoot vs Capacitive Load graph, worst case is a purely capacitive load of about 1000 pF. Shunting the load capacitance with a resistor will reduce overshoot.

#### **SOURCE INDUCTANCE**

Like any high-frequency buffer, the LM6125 can oscillate at high values of source inductance. The worst case condition occurs at a purely capacitive load of 50 pF where up to 100 nH of source inductance can be tolerated. With a  $50\Omega$ load, this goes up to 200 nH. This sensitivity may be reduced at the expense of a slight reduction in bandwidth by adding a resistor in series with the buffer input. A  $100\Omega$ resistor will ensure stability with source inductances up to 400 nH with any load.

#### **ERROR FLAG LOGIC**

The Error Flag pin is an open-collector output which requires an external pull-up resistor. Flag voltage is HIGH during operation, and is LOW during a fault condition. A fault condition occurs if either the internal current limit or the thermal shutdown is activated, or the shutdown (S/D) pin is driven low by external logic. Flag voltage returns to its HIGH state when normal operation resumes.

If the S/D pin is not to be used, it should be connected to

#### **OVERVOLTAGE PROTECTION**

The LM6125 may be severely damaged or destroyed if the Absolute Maximum Rating of 7V between input and output pins is exceeded.

TL/H/9222--6

If the buffer's input-to-output differential voltage is allowed to exceed 7V, a base-emitter junction will be in reversebreakdown, and will be in series with a forward-biased baseemitter junction. Referring to the LM6125 simplified schematic, the transistors involved are Q1 and Q3 for positive inputs, and Q2 and Q4 for negative inputs. If any current is allowed to flow through these junctions, localized heating of the reverse-biased junction will occur, potentially causing damage. The effect of the damage is typically increased offset voltage, increased bias current, and/or degraded AC performance. The damage is cumulative, and may eventually result in complete device failure.

The device is best protected by the insertion of the parallel combination of a 100  $k\Omega$  resistor (R1) and a small capacitor (C1) in series with the buffer input, and a 100 k $\Omega$  resistor (R2) from input to output of the buffer (see Figure 1). This network normally has no effect on the buffer output. However, if the buffer's current limit or shutdown is activated, and the output has a ground-referred load of significantly less than 100 kΩ, a large input-to-output voltage may be present. R1 and R2 then form a voltage divider, keeping the input-output differential below the 7V Maximum Rating for input voltages up to 14V. This protection network should be sufficient to protect the LM6125 from the output of nearly any op amp which is operated on supply voltages of ±15V or lower.




FIGURE 1. LM6125 with Overvoltage Protection