



T-79-25

LM6125/LM6225/LM6325 High Speed Buffer

General Description


The LM6125 family of high speed unity gain buffers slew at $800 \text{ V}/\mu\text{s}$ and have a small signal bandwidth of 50 MHz while driving a 50Ω load. These buffers drive $\pm 300 \text{ mA}$ peak and do not oscillate while driving large capacitive loads. The LM6125 contains unique features not found in power buffers; these include current limit, thermal shutdown, electronic shutdown, and an error flag that warns of fault conditions.

These buffers are built with National's VIP™ (Vertically Integrated PNP) process which provides fast PNP transistors that are true complements to the already fast NPN devices. This advanced junction-isolated process delivers high speed performance without the need for complex and expensive dielectric isolation.

Features


- High slew rate $800 \text{ V}/\mu\text{s}$
- Wide bandwidth 50 MHz
- Peak output current $\pm 300 \text{ mA}$
- High input impedance $5 \text{ M}\Omega$
- No oscillations with capacitive loads
- Current and thermal limiting
- Electronic shutdown
- "Bi-state" output
- Error flag warns of faults
- Slew rate and bandwidth 100% tested
- 5 V to $\pm 15 \text{ V}$ operation guaranteed
- Fully specified to drive 50Ω lines

Simplified Schematic and Block Diagram



Numbers in () are for 14-pin N DIP.

Pin Configurations




TL/H/9222-3

*Heat sinking pins.

Internally connected to V-.

Order Number LM6225N
or LM6325N
See NS Package Number N14A



TL/H/9222-4

Top View

Note: Pin 4 connected to case

Order Number LM6125H
or LM6225H
See NS Package Number H08C

LM6125/LM6225/LM6325

4

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	36V (± 18 V)
Input to Output Voltage (Note 2)	± 7 V
Input Voltage	$\pm V_{supply}$
Output Short-Circuit to GND (Note 3)	Continuous
Flag Output Voltage	$GND \leq V_{flag} \leq +V_{supply}$
Storage Temperature Range	-65°C to $+150^{\circ}\text{C}$
Lead Temperature (Soldering, 10 seconds)	260°C
ESD Tolerance (Note 11)	± 1500 V

T-79-25

Package

	H	H
θ_{JA} (Note 4)	150°C/W	40°C/W
Maximum Junction Temp. (T_J)	150°C	150°C
Operating Temperature Range		
LM6125		-55°C to $+125^{\circ}\text{C}$
LM6225		-40°C to $+85^{\circ}\text{C}$
LM6325		0°C to $+70^{\circ}\text{C}$
Operating Supply Voltage Range		4.75 V to ± 16 V

DC Electrical Characteristics (Note 5)

Symbol	Parameter	Conditions	Typ	LM6125		LM6225		LM6325		Units
				Tested Limit (Note 6)	Design Limit (Note 7)	Tested Limit (Note 6)	Design Limit (Note 7)	Tested Limit (Note 6)	Design Limit (Note 7)	
A_{V1}	Voltage Gain 1	$R_L = 1\text{ k}\Omega$, $V_{IN} = \pm 10$ V	0.990	0.980 0.970		0.980	0.950	0.970	0.950	V/V min
A_{V2}	Voltage Gain 2	$R_L = 50\Omega$, $V_{IN} = \pm 10$ V	0.900	0.860 0.800		0.860	0.820	0.850	0.820	
A_{V3}	Voltage Gain 3 (Note 8)	$R_L = 50\Omega$, $V_{IN} = 2 V_{PP}$ $V^+ = 5$ V ($1.5 V_{PP}$)	0.840	0.780 0.750		0.780	0.700	0.750	0.700	
V_{OS}	Offset Voltage	$R_L = 1\text{ k}\Omega$	15	30 50		30	60	50	100	mV max
I_B	Input Bias Current	$R_L = 1\text{ k}\Omega$, $R_S = 10\text{ k}\Omega$	1	4 7		4	7	5	7	μA max
R_{IN}	Input Resistance	$R_L = 50\Omega$	5							M Ω
C_{IN}	Input Capacitance		3.5							pF
R_O	Output Resistance	$I_{OUT} = \pm 10\text{ mA}$	3	5 10		5	10	5	6	Ω max
I_{S1}	Supply Current 1	$R_L = \infty$	15	18 20		18	20	20	22	mA max
I_{S2}	Supply Current 2	$R_L = \infty$, $V^+ = 5$ V	14	16 18		16	18	18	20	
$I_{S/D}$	Supply Current in Shutdown	$R_L = \infty$, $V_{S/D} = \pm 15$ V	1.1	1.5 2.0		1.5	2.0	1.5	2.0	
V_{O1}	Output Swing 1	$R_L = 1\text{ k}\Omega$	13.5	13.3 13		13.3	13	13.2	13	\pm V min
V_{O2}	Output Swing 2	$R_L = 100\Omega$	12.7	11.5 10		11.5	10	11	10	
V_{O3}	Output Swing 3	$R_L = 50\Omega$	12	11 9		11	9	10	9	
V_{O4}	Output Swing 4	$R_L = 50\Omega$ $V^+ = 5$ V (Note 8)	1.8	1.6 1.3		1.6	1.4	1.6	1.5	V_{PP} min
PSRR	Power Supply Rejection Ratio	$V_{S/D} = \pm 5$ V to ± 15 V	70	60 55		60	50	60	50	dB min
V_{OL}	Flag Pin Output Low Voltage	I_{SINK} Flag Pin = $500\text{ }\mu\text{A}$ (Note 9)		300 400		300	400	340	400	mV max
I_{OH}	Flag Pin Output High Current	V_{OH} Flag Pin = 15 V $V_{S/D} = 0$ V (Note 9)	0.01	10 20		10	20	10	20	μA max

DC Electrical Characteristics (Note 5) (Continued)

T-79-25

LM6125/LM6225/LM6325

Symbol	Parameter	Conditions	Typ	LM6125		LM6225		LM6325		Units
				Tested Limit (Note 6)	Design Limit (Note 7)	Tested Limit (Note 6)	Design Limit (Note 7)	Tested Limit (Note 6)	Design Limit (Note 7)	
V_{TH}	Shutdown Threshold		1.4							V
V_{IH}	Shutdown Pin Trip Point High			2.0 2.0		2.0	2.0	2.0	2.0	V min
V_{IL}	Shutdown Pin Trip Point Low			0.8 0.8		0.8	0.8	0.8	0.8	V max
I_{IL}	Shutdown Pin Input Low Current	$V_{S/D} = 0V$	-0.07	-10 -20		-10	-20	-10	-20	μA max
I_{IH}	Shutdown Pin Input High Current	$V_{S/D} = 5V$	-0.05	-10 -20		-10	-20	-10	-20	μA max
I_O	Bi-State Output Current	Shutdown Pin = 0V $V_{OUT} = +5V$ or $-5V$	1	50 2000		50	100	100	200	μA

AC Electrical Characteristics (Note 5)

Symbol	Parameter	Conditions	Typ	LM6125		LM6225		LM6325		Units
				Tested Limit (Note 6)	Design Limit (Note 7)	Tested Limit (Note 6)	Design Limit (Note 7)	Tested Limit (Note 6)	Design Limit (Note 7)	
SR ₁	Slew Rate 1	$V_{IN} = \pm 11V$, $R_L = 1 k\Omega$	1200							V/ μs min
SR ₂	Slew Rate 2	$V_{IN} = \pm 11V$, $R_L = 50\Omega$	800	550		550		550		
SR ₃	Slew Rate 3	$V_{IN} = 2 V_{pp}$, $R_L = 50\Omega$ $V^+ = 5V$ (Note 8)	50							
BW	-3 dB Bandwidth	$V_{IN} = 100 mV_{pp}$ $R_L = 50\Omega$ $C_L \leq 10 pF$	50	30		30		30		MHz min
t_r , t_f	Rise Time Fall Time	$R_L = 50\Omega$, $C_L \leq 10 pF$ $V_O = 100 mV_{pp}$	8.0							ns
t_{PD}	Propagation Delay Time	$R_L = 50\Omega$, $C_L \leq 10 pF$ $V_O = 100 mV_{pp}$	4.0							ns
	Overshoot	$R_L = 50\Omega$, $C_L \leq 10 pF$ $V_O = 100 mV_{pp}$	10							%
V_{FT}	V_{IN} , V_{OUT} Feedthrough in Shutdown	Shutdown Pin = 0V $V_{IN} = 4 V_{p-p}$, 1 MHz $R_L = 50\Omega$	-50							dB
C_{OUT}	Output Capacitance in Shutdown	Shutdown Pin = 0V	30							pF
t_{SD}	Shutdown Response Time		700							ns

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its rated operating conditions.

Note 2: During current limit, thermal limit, or electronic shutdown the input current will increase if the input to output differential voltage exceeds 8V. For input to output differential voltages in excess of 8V the input current should be limited to ± 20 mA.

Note 3: The LM6125 series buffers contain current limit and thermal shutdown to protect against fault conditions.

Note 4: For operation at elevated temperature, these devices must be derated based on a thermal resistance of θ_{JA} and T_J max. $T_J = T_A + \theta_{JA} P_D$. θ_{JA} for the LM6125H and LM6225H is 17°C/W . The thermal impedance θ_{JA} of the device in the N package is 40°C/W when soldered directly to a printed circuit board, and the heat-sinking pins (pins 3, 4, 5, 10, 11, and 12) are connected to 2 square inches of 2 oz. copper. When installed in a socket, the thermal impedance θ_{JA} of the N package is 60°C/W .

Note 5: $R_g = 50\Omega$, $V_g = \pm 15V_{\text{shutdown}} = V^+$, unless otherwise specified. Boldface numbers apply over the operating temperature range. Numbers in standard typeface apply at $T_A = 25^\circ\text{C}$. Electrical tests are performed with high-speed automated test equipment, so that $T_J = T_A$, unless otherwise noted.

Note 6: Guaranteed and 100% production tested.

Note 7: Guaranteed over the Operating Temperature Range (but not 100% tested).

Note 8: The input is biased to $+2.5V$, and V_{IN} swings V_{pp} about this value. The input swing is $2V_{pp}$ at all temperatures except for the A_{V3} test at -55°C where it is reduced to $1.5V_{pp}$.







Note 9: The Error Flag is set (low) during current limit or thermal fault detection in addition to being set by the Shutdown pin. It is an open-collector output which requires an external pullup resistor.

Note 10: Slow rate is measured with a $\pm 11V$ input pulse and 50Ω source impedance at 25°C . Since voltage gain is typically 0.9 driving a 50Ω load, the output swing will be approximately $\pm 10V$. Slow rate is calculated for transitions between $\pm 5V$ levels on both rising and falling edges. A high speed measurement is done to minimize device heating. For slow rate versus junction temperature see typical performance curves. The input pulse amplitude should be reduced to $\pm 10V$ for measurements at temperature extremes. For accurate measurements, the input slow rate should be at least $1700V/\mu s$.

Note 11: The test circuit consists of the human body model of $120pF$ in series with 1500Ω .

T-79-25

Typical Performance Characteristics $T_A = 25^\circ\text{C}$, $V_S = \pm 15V$, unless otherwise specified











TL/H/0222-5

T-79-25

Typical Performance Characteristics $T_A = 25^\circ\text{C}$, $V_S = \pm 15\text{V}$, unless otherwise specified (Continued)


LM6125/LM6225/LM6325



TL/H/9222-7

Typical Connection Diagram

T-79-25



TL/H/9222-6

Application Hints

POWER SUPPLY DECOUPLING

The method of supply bypassing is not critical for stability of the LM6125 series buffers. However, their high current output combined with high slew rate can result in significant voltage transients on the power supply lines if much inductance is present. For example, a slew rate of 900 V/μs into a 50Ω load produces a di/dt of 18 A/μs. Multiplying this by a wiring inductance of 50 nH results in a 0.9V transient. To minimize this problem use high quality decoupling very close to the device. Suggested values are a 0.1 μF ceramic in parallel with one or two 2.2 μF tantalums. A ground plane is recommended.

LOAD IMPEDANCE

The LM6125 is stable into any load when driven by a 50Ω source. As shown in the *Overshoot vs Capacitive Load* graph, worst case is a purely capacitive load of about 1000 pF. Shunting the load capacitance with a resistor will reduce overshoot.

SOURCE INDUCTANCE

Like any high-frequency buffer, the LM6125 can oscillate at high values of source inductance. The worst case condition occurs at a purely capacitive load of 50 pF where up to 100 nH of source inductance can be tolerated. With a 50Ω load, this goes up to 200 nH. This sensitivity may be reduced at the expense of a slight reduction in bandwidth by adding a resistor in series with the buffer input. A 100Ω resistor will ensure stability with source inductances up to 400 nH with any load.

ERROR FLAG LOGIC

The Error Flag pin is an open-collector output which requires an external pull-up resistor. Flag voltage is HIGH during operation, and is LOW during a fault condition. A fault condition occurs if either the internal current limit or the thermal shutdown is activated, or the shutdown (S/D) pin is driven low by external logic. Flag voltage returns to its HIGH state when normal operation resumes.


If the S/D pin is not to be used, it should be connected to V+.

OVERVOLTAGE PROTECTION

The LM6125 may be severely damaged or destroyed if the Absolute Maximum Rating of 7V between input and output pins is exceeded.

If the buffer's input-to-output differential voltage is allowed to exceed 7V, a base-emitter junction will be in reverse-breakdown, and will be in series with a forward-biased base-emitter junction. Referring to the LM6125 simplified schematic, the transistors involved are Q1 and Q3 for positive inputs, and Q2 and Q4 for negative inputs. If any current is allowed to flow through these junctions, localized heating of the reverse-biased junction will occur, potentially causing damage. The effect of the damage is typically increased offset voltage, increased bias current, and/or degraded AC performance. The damage is cumulative, and may eventually result in complete device failure.

The device is best protected by the insertion of the parallel combination of a 100 kΩ resistor (R1) and a small capacitor (C1) in series with the buffer input, and a 100 kΩ resistor (R2) from input to output of the buffer (see Figure 1). This network normally has no effect on the buffer output. However, if the buffer's current limit or shutdown is activated, and the output has a ground-referred load of significantly less than 100 kΩ, a large input-to-output voltage may be present. R1 and R2 then form a voltage divider, keeping the input-output differential below the 7V Maximum Rating for input voltages up to 14V. This protection network should be sufficient to protect the LM6125 from the output of nearly any op amp which is operated on supply voltages of ±15V or lower.



TL/H/9222-8

FIGURE 1. LM6125 with Overvoltage Protection