### **FEATURES**

- ☐ 256K (64K×4-bit) Static RAM Module
- □ Advanced CMOS Technology
- ☐ High Speed to 15 ns worst-case
- ☐ Low Power Operation Active: 900 mW Standby: 30 mW typical
- ☐ Single 5 V (±10%) Power Supply
- ☐ TTL-Compatible Inputs and Outputs
- ☐ Plug Compatible with IDT7MP456
- ☐ Package Styles Available:
  - 28-pin SIP Module

#### DESCRIPTION

The LMM456 is a 256K high speed CMOS static RAM module organized as 64K × 4-bits. This module is constructed using four L7C187 64K × 1 static RAMs in plastic surface mount packages assembled on an epoxy laminate SIP substrate.


Memory locations are specified on Address pin A0 through A15. Writing to the memory module is accomplished when the active-low Chip Enable (CE) and Write Enable (WE) inputs are both low. Either signal may be used to terminate the Write operation.

Reading from a designated location is accomplished by presenting an address and then taking  $\overline{\text{CE}}$  low while

WE remains high. The data in the addressed memory location will then appear on the Data In/Data Out pins. The input/output pins stay in a high impedance state when CE is high or WE is low.

The LMM456 provides asynchronous (unclocked) operation with matching access and cycle times. All inputs and outputs are TTL compatible and operate from a single 5 V power supply.

Latchup and static discharge protection are provided on-chip. The LMM456 can withstand an injection current of up to 200 mA on any pin without damage.





= Memory Modules

0°C to +70°C
–10°C to +85°C
0.5 V to +7.0 V
50 mA
> 200 mA

OPERATING CONDITIONS To meet specified electrical and switching characteristics										
Temperature Range (Ambient)	Supply Voltage (Vcc)									
0°C to +70°C	5.0 V ±10%									
	Temperature Range (Ambient)									


ELECTRICAL CHARACTERISTICS Over Operating Conditions										
Symbol	Parameter	Test Condition	Min	Тур	Max	Unit				
<b>V</b> OH	Output High Voltage IOH = -	IOH = -4.0 mA, Vcc = 4.5 V	2.4			٧				
VOL	Output Low Voltage	IOL = 8.0 mA, VCC = 4.5 V			0.4	V				
<b>V</b> IH	Input High Voltage		2.2		6.0	V				
VIL	Input Low Voltage	(Note 3)	-0.5		0.8	٧				
lix	Input Leakage Current	Vcc = 5.5 V, Vin = GND to Vcc			15	μА				
loz	Output Leakage Current	Vcc = 5.5 V, $\overline{CE}$ = ViH, VouT = GND to Vcc			15	μΑ				
ICC1	Vcc Current, Active	CE = VIL, Vcc = 5.5 V, Output Open, f = 0		100	165	mA				
ICC2	Vcc Current, Dynamic	CE = VIL, VCC = 5.5 V, Output Open, f = fMAX		240	440	μА				
Іссз	Vcc Current, Standby	CE ≥ VIH, Vcc = 5.5 V, Output Open		90	180	μΑ				
ICC4	Vcc Current, Full Standby	$\overline{CE} \ge VHC$ , $VHC \ge VIN or \le VLC$ , $VCC = 5.5 V$ , Out Open		6	60	μΑ				
Cin	Input Capacitance	Amb. Temp. = 25°C, f = 1.0 MHz, VIN = 0.0 V			35	pF				
Cout	Output Capacitance	Amb. Temp. = 25°C, f = 1.0 MHz, <b>V</b> OUT = 0.0 V			40	рF				





— Memory Modules

# SWITCHING CHARACTERISTICS Over Operating Range (ns)

Symbol				LMM456-									
		45		35		30		25		20		15	
	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max
trvav	Read Cycle Time	45	Ī	35		30		25		20		15	
tavov	Address Valid to Output Valid (13, 14)		45		35		30		25		20		15
taxox	Address Change to Output Hold	5		5		5		5		5		5	
tcLQV	Chip Enable Low to Output Valid (13, 15)		45		35		30		25		20		15
tcLaz	Chip Enable Low to Output in Low Z (20, 21)	5		5		5_		5		5		5	
tchaz	Chip Enable to Output in High Z (20, 21)		35		30		25		20		15		10
tPU	Chip Enable Low to Power Up (10, 19)	0		0		0		0		0		0	<u> </u>
tPD	Power Up to Power Down (10, 19)		45		35		30		25		20		20











= Memory Modules

## SWITCHING CHARACTERISTICS Over Operating Range (ns)

		LMM456-													
Symbol	Parameter	45		35		30		25		20		15			
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
twvav	Write Cycle Time	45		35		30		25		20		15			
tCLEW	Chip Enable Low to End of Write Cycle	40		30		25		25		25		15	<u> </u>		
tavbw	Address Valid to Beginning of Write Cycle	5		5		5		5		5		5			
tavew	Address Valid to End of Write Cycle	40		30		25		25		25		15			
tewax	End of Write Cycle to Address Change	0		0		0		0		0		0			
twLEW	Write Enable Low to End of Write Cycle	35		25		20		20		20		15			
tovew	Data to End of Write Cycle	25		20		20		15		15		10	<u> </u>		
tewon	End of Write Cycle to Data Hold	5		5		5		5		5		0	<u> </u>		
twhaz	Write Enable High to Output in High Z (20, 21)		30		25		20		20		20		15		
tWLQA	Write Enable Low to Output Active (20, 21)	0		0		0		0		0		0	1		



(1) During this period, I/O pins are in the output state, and input signals must not be applied.



4 0

-

Memory Modules

### NOTES


- 1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability of the tested device.
- 2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.
- 3. This product provides hard clamping of transient undershoot. Input levels below ground will be clamped beginning at -0.6 V. A current in excess of 100 mA is required to reach -2 V. The device can withstand indefinite operation with inputs as low as -3 V subject only to power dissipation and bond wire fusing constraints.
- 4. Duration of the output short circuit should not exceed 30 seconds.
- 5. 'Typical' supply current values are not shown but may be approximated. At a VCC of +5.0 V, an ambient temperature of +25°C and with nominal manufacturing parameters, the operating supply currents will be approximately 3/4 or less of the maximum values shown.
- 6. Tested with outputs open and all address and data inputs changing at the maximum read cycle rate. The device is continuously enabled for reading, i.e.,  $\overline{CE} \leq VIL$ ,  $\overline{WE} \geq VIH$ .
- 7. Tested with outputs open and all address and data inputs changing at the maximum read cycle rate. The device is continuously disabled, i.e.,  $\overrightarrow{CE} \ge VIH$ .
- 8. Tested with outputs open and all address and data inputs stable. The device is continuously disabled, i.e.,  $\overline{CE} = VCC$ . Input levels are within 0.5 V of VCC or ground.
- 9. Data retention operation requires that VCC never drop below 2.0 V. CE must be ≥ VCC 0.3 V. For all other inputs VIN ≥ VCC 0.3 V or VIN ≤ 0.3 V is required to ensure full powerdown.
- 10. These parameters are guaranteed but not 100% tested.
- 11. Test conditions assume input transition times of less than 3 ns, reference levels of 1.5 V, output loading for specified IOL and


- IOH plus 30 pF (Fig. 1a), and input pulse levels of 0 to 3.0 V (Fig. 2).
- 12. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. For example, tavew is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Access time, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.
- 13. WE is high for the read cycle.
- 14. The chip is continuously selected (CE low).
- 15. All address lines are valid prior-to or coincident-with the CE transition to low.
- 16. The internal write cycle of the memory is defined by the overlap of CE low and WE low. Both signals must be low to initiate a write. Either signal can terminate a write by going high. The address, data, and control input setup and hold times should be referenced to the signal that falls last or rises first.
- 17. If WE goes low before or concurrent with CE going low, the output remains in a high impedance state.
- 18. If CE goes high before or concurrent with WE going high, the output remains in a high impedance state.
- 19. Powerup from ICC2 to ICC1 occurs as a result of any of the following conditions:
- a. Falling edge of CE.
- b. Falling edge of  $\overline{\text{WE}}$  ( $\overline{\text{CE}}$  active).
- c. Transition on any address line (CE active).
- d. Transition on any data line (CE and WE active).


The device automatically powers down from ICC2 to ICC1 after too has elapsed from any of the prior conditions. This means that power dissipation is dependent on only cycle rate, and is not on Chip Select pulse width.

- 20. At any given temperature and voltage condition, output disable time is less than output enable time for any given device.
- 21. Transition is measured ±200 mV from steady state voltage with specified loading in Fig. 1b. This parameter is sampled and not 100% tested.

- 22. All address timings are referenced from the last valid address line to the first transitioning address line.
- 23. CE or WE must be high during address transitions.
- 24. This product is a very high speed device and care must be taken during testing in order to realize valid test information. Inadequate attention to setups and procedures can cause a good part to be rejected as faulty. Long high inductance leads that cause supply bounce must be avoided by bringing the VCC and ground planes directly up to the contactor fingers. A 0.01 µF high frequency capacitor is also required between VCC and ground. To avoid signal reflections, proper terminations must be used.










= Memory Modules





. . . .

6