16 x 16-bit Parallel Multiplier

LMU17/217

FEATURES

- ☐ 45 ns Worst-Case Multiply Time
- ☐ Low Power CMOS Technology
- ☐ Replaces AMD Am29517
- Single Clock Architecture with Register Enables
- Two's Complement, Unsigned, or Mixed Operands
- ☐ Three-State Outputs
- Available Screened to MIL-STD-883, Class B
- ☐ Package Styles Available:
 - 64-pin Plastic DIP
 - 64-pin Sidebraze, Hermetic DIP
 - 68-pin Plastic LCC, J-Lead
 - 68-pin Pin Grid Array
 - 68-pin Ceramic LCC (Type C)

DESCRIPTION

The LMU17 and LMU217 are 16-bit parallel multipliers with high speed and low power consumption. They are pin and functionally compatible with AMD Am29517 devices. The LMU17 and LMU217 are functionally identical; they differ only in packaging. Full military ambient temperature range operation is attained by the use of advanced CMOS technology.

The LMU17 and LMU217 produce the 32-bit product of two 16-bit numbers. Data present at the A inputs, along with the TCA control bit, is loaded into the A register on the rising edge of CLK A. B data and the TCB control are similarly loaded. Loading of the A and B registers is controlled by the


ENA and ENB controls. When high, these prevent application of the clock to the respective register. The mode controls TCA and TCB specify the operands as two's complement when high, or unsigned magnitude when low.

RND is loaded on the rising edge of CLK, providing either ENA or ENB are low. RND, when high, adds '1' to the most significant bit position of the least significant half of the product. Subsequent truncation of the 16 least significant bits produces a result correctly rounded to 16-bit precision.

At the output, the right shift control RS selects either of two output formats: RS low produces a 31-bit product with a copy of the sign bit inserted in the MSB postion of the least significant half. RS high gives a full 32-bit product. Two 16-bit output registers are provided to hold the most and least significant halves of the result (MSP and LSP) as defined by RS. These registers are loaded on the rising edge of CLK, subject to the ENR control. When ENR is high, clocking of the result registers is prevented. For asynchronous output these registers may be made transparent by taking the feed through control (FT) high.

The two halves of the product may be routed to a single 16-bit three-state output port (MSP) via a multiplexer.

MSPSEL low causes the MSP outputs to be driven by the most significant half of the result. MSPSEL high routes the least significant half of the result to the MSP pins. In addition, the LSP is available via the B input port through a separate three-state buffer.



Logic


DEVICES INCORPORATED

Logic Products

T-45-07

LMU17/217

NPUT FORMATS	A	Dist
	AiN	BIN
		ement (TCA, TCB = 1)
	15 14 13 🗰 2 1 0	15 14 13 2 1 0
•	_20 2-1 2-2 2-13 2-14 2-15 (Sign)	-2° 2-1 2-2 2-13 2-14 2-15 (Sign)
	Integer Two's Comple	ment (TCA, TCB = 1)
	15 14 13 🗰 2 1 0	15 14 13 ₩ 2 1 0
	_215 214 213	_2 ¹⁵ 2 ¹⁴ 2 ¹³ 2 ² 2 ¹ 2 ⁰ (Sign)
	Unsigned Fraction	al (TCA, TCB = 0)
	15 14 13 + 2 1 0	15 14 13 2 1 0
	2-1 2-2 2-3 2-14 2-15 2-16	2-1 2-2 2-3 2-14 2-152-16
	Unsigned integer	r (TCA, TCB = 0)
	15 14 13 2 1 0	15 14 13 ₩ 2 1 0
	215 214 213 22 21 20	215 214 213 22 21 20



LMU17/217

T-45-07

Storage temperature	
Operating ambient temperature	
Vcc supply voltage with respect to ground	
Input signal with respect to ground	
Signal applied to high impedance output	
Output current into low outputs	25 mA
Latchup current	

																																								8	

Mode

Temperature Range (Ambient)

Supply Voltage

Active Operation, Commercial

0°C to +70°C

4.75 V ≤ Vcc ≤ 5.25 V

-55°C to +125°C

Active Operation, Military

4.50 V ≤ Vcc ≤ 5.50 V

ELECTRI	CAL CHARACTERISTICS O	ver Operating Conditions				
Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
V OH	Output High Voltage	IOH = -2.0 mÅ	3.5			٧
V OL	Output Low Voltage	loL = 8.0 mA			0.5	٧
Viн	Input High Voltage		2.0		Vcc	٧
VIL	Input Low Voltage	(Note 3)	0.0		8,0	٧
hx	Input Current	Ground ≤ VIN ≤ Vcc			±20	μA
loz	Output Leakage Current	Ground ≤ Vout ≤ Vcc			±20	μА
los	Output Short Current	Vout = Ground, Vcc = Max (Notes 4, 8)			-250	mA
ICC1	Vcc Current, Dynamic	(Notes 5, 6)		12	25	mA
ICC2	Vcc Current, Quiescent	(Note 7)			1.0	mA



DEVICES INCORPORATED


Logic Products

16 x 16-bit Parallel Multiplier

SWITCHING CHARACTERISTICS

				LMU1	LMU17/217-								
		6	5		55	4	5						
Symbol	Parameter	Min	Max	Min	Max	Min	Mex						
tMC	Multiply Time (Clocked)		65		55		45						
tMUC	Unclocked Multiply Time		85		75		65						
to.	Output Delay		30		30		30						
tSEL	Output Select Delay		25		25		25						
TENA	Output Enable Time (Note 11)		25		25		25						
tois	Output Disable Time (Note 11)		25		25		25						
tpw	Clock Pulse Width	15		15		15							
ŧΗ	Input Register Hold Time	3		3		3							
ts	Input Register Setup Time	15		15		15							

		ļ		LMU1	7/217-							
		7	5	(55	5	5					
Symbol	Parameter	Min	Mex	Min	Max	Min	Mex					
tMC	Multiply Time (Clocked)		75		65		55					
tMUC	Unclocked Multiply Time		95		85		75					
tD	Output Delay		35		30		30					
tSEL	Output Select Delay		30		30		30					
tENA	Output Enable Time (Note 11)		25		25		25					
tois	Output Disable Time (Note 11)		25		25		25					
tpw	Clock Pulse Width	20		15		15						
tH	Input Register Hold Time	3		3		3						
ts	Input Register Setup Time	15		15		15						



DEVICES INCORPORATED

Logic Products

LDS.17/217-A

T-45-07

NOTES

1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability.

2. The products described by this specification include internal circuitry designed to protect the chipfrom damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.

3. This device provides hard clamping of transient undershoot and overshoot. Input levels below ground or above VCC will be clamped beginning at -0.6 V and VCC + 0.6 V. The device can withstand indefinite operation with inputs in the range of -3.0 V to +7.0 V. Device operation will not be adversely affected, however, input current levels will be well in excess of 100 mA.

4. Duration of the output short circuit should not exceed 30 seconds.

5. Supply current for a given application can be accurately approximated by:

NCV²F

where

N = total number of device outputs

C = capacitive load per output

V = suppy voltage

F = clock frequency

Tested with all outputs changing every cycle and no load, at a 5 MHz clock rate.

7. Tested with all inputs within 0.1 V of VCC or Ground, no load.

8. These parameters are guaranteed but not 100% tested.

9. AC specifications tested with input transition times less than 3 ns, output reference levels of 1.5 V (except tEN/tDIS test) and input levels of nominally 0 to 3.0 V. Output loading is a resistive divider which provides for specified IOL and IOH plus 30 pF capacitance.

This device has high speed outputs capable of large instantaneous current pulses and fast turn-on/turn-off times. As a result, care must be exercised in the testing of this device. The following measures are recommended:


a. A 0.1 μ F ceramic capacitor should be installed between VCC and Ground leads as close to the Device Under Test (DUT) as possible. Similar capacitors should be installed between device VCC and the tester common, and device ground and tester common.

b. Ground and VCC supply planes must be brought directly to the DUT socket or contactor fingers.

c. Input voltages should be adjusted to compensate for inductive ground and VCC noise to maintain required DUT input levels relative to the DUT ground pin.

10. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. Setup time, for example, is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Output delay, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.

11. Transition is measured ± 200 mV from steady-state voltage with specified loading.



Logic


DEVICES INCORPORATED

Logic Products

LDS.17/217-A

16 x 16-bit Parallel Multiplier





-		_	_	_	_	_	-	_
22		_	~	_	-		_	=
_			_	_	-		-	_
-		-	_	_	_		-	-
	-	-	_	_	_	_	-	_
-	٠	-		-	_	-	•	_

DEVICES INCORPORATED

Logic Products

5-47

LDS.17/217-A