January 1995

LMX2330/LMX2331/LMX2332 PLLatinum™ **Dual Frequency Synthesizer** for RF Personal Communications

LMX2330 2.5 GHz/510 MHz LMX2331 2.0 GHz/510 MHz LMX2332 1.2 GHz/510 MHz

General Description

The LMX233x family of monolithic, integrated dual frequency synthesizers, including prescalers, is to be used as a local oscillator for RF and first IF of a dual conversion transceiver. It is fabricated using National's ABiC IV silicon BiCMOS process.

The LMX233x contains dual modulus prescalers. A 64/65 or a 128/129 (32/33 or 64/65 in the 2.5 GHz LMX2330) can be selected for the RF synthesizer and a 8/9 or a 16/17 can be selected for the IF synthesizer. Using a digital phase locked loop technique, the LMX233x can generate a very stable, low noise signal for the RF and IF local oscillator. Serial data is transferred into the LMX233x via a three wire interface (Data, Enable, Clock). Supply voltage can range from 2.7V to 5.5V. The LMX233x family features very low current consumption;

LMX2330-15 mA at 3V, LMX2331-14 mA at 3V, LMX2332-8 mA at 3V.

The LMX233x are available in a TSSOP 20-pin surface mount plastic package.

Features

- 2.7V to 5.5V operation
- Low current consumption
- Selectable powerdown mode: $I_{CC} = 1 \mu A$ typical at 3V
- Dual modulus prescaler:

LMX2330 LMX2331/32

(RF) 32/33 or 64/65 (RF) 64/65 or 128/129 (IF) 8/9 or 16/17


LMX2330/31/32

■ Selectable charge pump TRI-STATE® mode

Applications

- Portable Wireless Communications (PCS/PCN, cordless)
- Cordless and cellular telephone systems
- Wireless Local Area Networks (WLANs)
- Cable TV tuners (CATV)
- Other wireless communication systems

Functional Block Diagram



This data sheet contains the design specifications for product development. Specifications may change in any manner without notice.

TRI-STATE® is a registered trademark of National Semiconductor Corporation MICROWIRE™ and PLLatinum™ are trademarks of National Semiconductor Corporation

TI /W/12331


© 1995 National Semiconductor Corporation

6501122 0080709 381

RRD-920M15/Printed in U. S. A.

Connection Diagram

Thin Shrink Small Outline Package (TM)



Order Number LMX2330TM, LMX2331TM or LMX2332TM
NS Package Number MTA20

Pin Description

Pin No.	Pin Name	1/0	Description
1	V _{CC}	_	Power supply voltage input. Input may range from 2.7V to 5.5V. Bypass capacitors should be placed as close as possible to this pin and be connected directly to the ground plane.
2	V _P	_	Power Supply for RF charge pump.
3	D _o RF	0	Internal charge pump output. For connection to a loop filter for driving the input of an external VCO.
4	GND		Ground.
5	f _{IN} RF	1	RF prescaler input. Small signal input from the VCO.
6	f _{IN} RF	l	RF prescaler complimentary input. A bypass capacitor should be placed as close as possible to this pin and be connected directly to the ground plane. Capacitor is optional with some loss of sensitivity.
7	GND		Ground.
8	OSC _{in}	ı	Oscillator input. The input has a V _{CC} /2 input threshold and can be driven from an external CMOS logic gate.
9	GND	_	Ground.
10	F _o /LD	0	Multiplexed output of the RF/IF programmable or reference dividers and RF/IF lock detect. CMOS output (see Programmable Modes).
11	Clock	ı	High impedance CMOS Clock input. Data for the various counters is clocked in on the rising edge, into the 22-bit shift register.
12	Data		Binary serial data input. Data entered MSB first. The last two bits are the control bits. High impedance CMOS input.
13	LE	ı	Load enable CMOS input. When LE goes HIGH, data stored in the shift registers is loaded into one of the 4 appropriate latches (control bit dependent).
14	GND		Ground.
15	f _{IN} IF	ı	IF prescaler complimentary input. A bypass capacitor should be placed as close as possible to this pin and be connected directly to the ground plane. Capacitor is optional with some loss of sensitivity.
16	f _{IN} RF	l l	IF prescaler input. Small signal input from the VCO.
17	GND	_	Ground.
18	D _o IF	0	IF charge pump output. For connection to a loop filter for driving the input of an external VCO.
19	V _P	_	Power Supply for IF charge pump.
20	V _{CC}	-	Power supply voltage input. Input may range from 2.7V to 5.5V. Bypass capacitors should be placed as close as possible to this pin and be connected directly to the ground plane.

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required. please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Power Supply Voltage

Vcc -0.3V to +6.5V٧Ď -0.3V to +6.5V

Voltage on Any Pin

with $GND = 0V(V_I)$ Storage Temperature Range (T_S) -0.3V to +6.5V

-65°C to +150°C

Lead Temperature (solder 4 sec.) (T₁) + 260°C

Recommended Operating Conditions

Power Supply Voltage

 V_{CC}

2.7V to 5.5V V_{CC} to +5.5V

 V_P

Operating Temperature (TA)

-40°C to +85°C

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed.

Electrical Characteristics $V_{CC} = 3.0V$, $V_P = 3.0V$; $-40^{\circ}C < T_A < 85^{\circ}C$, except as specified

Symbol	Parameter		Conditions	`	alue		Unite
			Conditions	Min	Тур	Max	Cilita
Icc	Power	LMX2330 RF + IF	$V_{CC} = 2.7V \text{ to } 5.5V$		15		
	Supply Current	LMX2330 RF Only			12		
		LMX2331 RF + IF			14		
		LMX2331 RF Only			11		mA
		LMX2332 IF + RF			8		
		LMX2332 RF Only			5		
		LMX233X IF Only			3		
CC-PWDN	Powerdown Current		$V_{CC} = 3.0V$		1		μΑ
f _{IN} RF	Operating	LMX2330		500		2.5	
	Frequency	LMX2331		200		2.0	GHz
		LMX2332		100		1.2	
f _{IN} IF	Operating Frequency	LMX233X		45		510	MHz
fosc	Maximum Oscillator Frequency			40			MHz
$f_{m{\phi}}$	Maximum Phase Detector Frequency			10			MHz
Pf _{IN} RF	RF Input Sensitivity		V _{CC} = 3.0V	-15		+4	dBm
			V _{CC} = 5.0V	-10		+4	dBm
Pf _{IN} IF	IF Input Sensitivity		$V_{CC} = 2.7V \text{ to } 5.5V$	-10		+4	dBm
Vosc	Oscillator Sensitivity	-	OSCin	0.5			V _{PP}
V _{IH}	High-Level Input Voltage		•	0.8 V _{CC}			V
V _{IL}	Low-Level Input Voltage		*			0.2 V _{CC}	٧
l _{IH}	High-Level Input Current		$V_{IH} = V_{CC} = 5.5V^*$	-1.0		1.0	μА
կլ	Low-Level Input Current		$V_{IL} = 0V, V_{CC} = 5.5V^*$	-1.0		1.0	μΑ
lıH	Oscillator Input Current		$V_{IH} = V_{CC} = 5.5V$		-	100	μΑ
I _{IL}	Oscillator Input Current		$V_{IL} = 0V, V_{CC} = 5.5V$	-100			μΑ
V _{OH}	High-Level Output Voltage		$I_{OH} = -500 \mu A$	V _{CC} - 0.4			V
V _{OL}	Low-Level Output Voltage		l _{OL} = 500 μA			0.4	V
tcs	Data to Clock Set Up Time		See Data Input Timing	50			ns
t _{CH}	Data to Clock Hold Time		See Data Input Timing	10			ns
tcwH	Clock Pulse Width High		See Data Input Timing	50			ns
t _{CWL}	Clock Pulse Width Low		See Data Input Timing	50			ns
t _{ES}	Clock to Load Enable Set Up Time	Э	See Data Input Timing	50			ns
t _{EW}	Load Enable Pulse Width		See Data Input Timing	50			ns

*Except fin RF, fin IF and OSCin.


Charge Pump Characteristics $V_{CC} = 3.0V$, $V_P = 3.0V$; $-40^{\circ}C < T_A < 85^{\circ}C$, except as specified

		0		Value		Units	
Symbol	Parameter	Conditions	Min	Тур	Max	Units	
I _{Do} -SOURCE	Charge Pump Output	V _{Do} = V _P /2, I _{CPo} = HIGH**		-2.0		mA	
I _{Do} -SINK	Current	V _{Do} = V _P /2, I _{CPo} = HIGH**		2.0		mA	
I _{Do} -SOURCE		$V_{D_0} = V_P/2, I_{CP_0} = LOW^{**}$		-0.5		mA	
I _{Do-} SINK		V _{D0} = V _P /2, I _{CP0} = LOW**		0.5		mA	
I _{Do} -TRI	Charge Pump TRI-STATE Current	$0.5V \le V_{D_0} \le V_P - 0.5V$ -40°C < T < 85°C	-2.5		2.5	nA	
I _{Do-SINK} vs I _{Do-} SOURCE	CP Sink vs Source Mismatch (Note 1)	V _{Do} = V _P /2 T _A = 25°C		5		%	
I _{Do} vs V _{Do}	CP Current vs Voltage (Note 2)	$0.5 \le V_{D_0} \le V_P - 0.5V$ T = 25°C		10		%	
I _{Do} vs T	CP Current vs Temperature (Note 3)	V _{Do} = V _P /2 -40°C < T < 85°C		10		%	

^{**} See PROGRAMMABLE MODES for ICPa description.

Notes 1, 2, 3: See charge pump current specification definitions below.

Charge Pump Current Specification Definitions



TL/W/12331-25

I1 = CP sink current at $V_{D_O} = V_P - \Delta V$

I2 = CP sink current at VDo = Vp/2

13 = CP sink current at $V_{D_O} = \Delta V$

14 = CP source current at $V_{D_0} = V_P - \Delta V$

I5 = CP source current at $V_{D_0} = V_P/2$

16 = CP source current at $V_{D_0} = \Delta V$

 $\Delta V = V$ oltage offset from positive and negative rails. Dependent on VCO tuning range relative to V_{CC} and ground. Typical values are between 0.5V and 1.0V.

1. I_{D_0} vs V_{D_0} = Charge Pump Output Current magnitude variation vs Voltage =

 $[\frac{1}{2} \cdot |11] - [\frac{13}{1}]/[\frac{1}{2} \cdot 1|11] + [\frac{13}{1}] \cdot 100\%$ and $[\frac{1}{2} \cdot |14] - [\frac{16}{1}]/[\frac{1}{2} \cdot 1|14] + [\frac{16}{1}] \cdot 100\%$


2. $I_{D_0\text{-sink}}$ vs $I_{D_0\text{-source}} = Charge Pump Output Current Sink vs Source Mismatch =$

[|12| - |15|]/[½ * ||12| + |15||] * 100%


3. I_{Do} vs T_A = Charge Pump Output Current magnitude variation vs Temperature =


[|12 @ temp| - |12 @ 25°C|]/|12 @ 25°C| * 100% and [|15 @ temp| - |15 @ 25°C|]/|15 @ 25°C| * 100%


6501122 0080712 976




Typical Performance Characteristics (Continued) LMX2332 RF Sensitivity vs Frequency -10 -15 -20 $V_{CC} = 5.5V$ Sensitivity (dBm) -25 -30 -35 -40 600 800 1000 1200 1400 1600 1800 Frequency (MHz) TL/W/12331-9 LMX2330 RF Sensitivity vs Frequency 0 -5 -10










TL/W/12331-26

Functional Description


The simplified block diagram below shows the 22-bit data register, two 15-bit R Counters and the 15- and 18-bit N Counters (intermediate latches are not shown). The data stream is clocked (on the rising edge of LE) into the DATA input, MSB first. The last two bits are the Control Bus. The DATA is transferred into the counters as follows:

Conti	rol Bits	DATA Location
C1	C2	
0	0	IF R Counter
0	1	RF R Counter
1	0	IF N Counter
1	1	RF N Counter



PROGRAMMABLE REFERENCE DIVIDERS (IF AND RF R COUNTERS)

If the Control Bits are 00 or 01 (00 for IF and 01 for RF) data is transferred from the 22-bit shift register into a latch which sets the 15-bit R Counter. Serial data format is shown below.



TL/W/12331-14

15-BIT PROGRAMMABLE REFERENCE DIVIDER RATIO (R COUNTER)

Divide Ratio	R 15	R 14	R 13	R 12	R 11	R 10	R 9	R 8	R 7	R 6	R 5	R 4	R 3	R 2	R 1
3	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1
4	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
•	•	•	•	•	•	٠	•	•	•	•	•	٠	•	•	•
32767	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Notes: Divide ratios less than 3 are prohibited.

Divide ratio: 3 to 32767

R1 to R15: These bits select the divide ratio of the programmable


reference divider.

Data is shifted in MSB first.

Functional Description (Continued)

PROGRAMMABLE DIVIDER (N COUNTER)

The N counter consists of the 7-bit swallow counter (A counter) and the 11-bit programmable counter (B counter). If the Control Bits are 10 or 11 (10 for IF counter and 11 for RF counter) data is transferred from the 22-bit shift register into a 4-bit or 7-bit latch (which sets the Swallow (A) Counter) and an 11-bit latch (which sets the 11-bit programmable (B) Counter). MSB first. Serial data format is shown below. For the IF N counter bits 5, 6, and 7 are don't care bits. The RF N counter does not have don't care bits.



TL/W/12331-15

7-BIT SWALLOW COUNTER DIVIDE RATIO (A COUNTER)

			RF				
Divide Ratio A	N 7	N 6	N 5	N 4	N 3	N 2	N 1
0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	1
•	•	•	•	•	•	•	•
127	1	1	1	1	1	1	1

Notes: Divide ratio: 0 to 127

B≥A

Divide Ratio A	N 7	N 6	N 5	N 4	N 3	N 2	N 1
0	Х	Х	х	0	0	0	0
1	х	х	х	0	0	0	1
•	•	•		•	•	•	•

ıc

X = DON'T CARE condition

11-BIT PROGRAMMABLE COUNTER DIVIDE RATIO (B COUNTER)

Divide Ratio B	N 18	N 17	N 16	N 15	N 14	N 13	N 12	N 11	N 10	9	N 8
3	0	0	0	0	0	0	0	0	0	1	1
4	0	0	0	0	0	0	0	0	1	0	0
•	•	•	•	•	•	•	•	•	•	•_	•
2047	1	1	1	1	1	1	1	1	1	1	1_

Note: Divide ratio: 3 to 2047 (Divide ratios less than 3 are prohibited)

B≥A

PULSE SWALLOW FUNCTION

 $f_{VCO} = [(P \times B) + A] \times f_{OSC}/R$

f_{VCO}: Output frequency of external voltage controlled oscillator (VCO)

B: Preset divide ratio of binary 11-bit programmable counter (3 to 2047)

A: Preset divide ratio of binary 7-bit swallow counter

 $(0 \le A \le 127 \{RF\}, 0 \le A \le 15 \{IF\}, A \le B)$

fOSC: Output frequency of the external reference frequency oscillator

R: Preset divide ratio of binary 15-bit programmable reference counter (3 to 32767)

P: Preset modulus of dual modulus prescaler (for **IF**; P = 8 or 16; for **RF**; LMX2330: P = 32 or 64 LMX2331/32: P = 64 or 128

Functional Description (Continued)

PROGRAMMABLE MODES

Several modes of operation can be programmed with bits R16–R19 including the phase detector polarity, charge pump TRI-STATE and the output of the F_0 /LD pin. The prescaler and powerdown modes are selected with bits N19 and N20. The programmable modes are shown in Table I. Truth table for the programmable modes and F_0 /LD output are shown in Table II and Table III.

TABLE I. Programmable Modes

C1	C2	R16	R17	R18	R19	R20
0	0	IF Phase Detector Polarity	IF I _{CPo}	IF D _o TRI-STATE	IF LD	IF F _o
0	1	RF Phase Detector Polarity	RF I _{CPo}	RF D _o TRI-STATE	RF LD	RF F _o

C1	C2	N19	N20
1	0	IF Prescaler	Pwdn IF
1	1	RF Prescaler	Pwdn RF

TABLE II. Mode Select Truth Table

	ΦD Polarity	D _o TRI-STATE	I _{CPo} (Note 1)	IF Prescaler	2330 RF Prescaler	2331/2 RF Prescaler	Pwdn (Note 2)
0	Negative	Normal Operation	LOW	8/9	32/33	64/65	Pwrd Up
1	Positive	TRI-STATE	HIGH	16/17	64/65	128/129	Pwrd Dn

Note 1: I_{CP_0} (Charge Pump current magnitude) is dependent on V_P . The I_{CP_0} LOW current state = $1/4 \times I_{CP_0}$ HIGH current.

Note 2: Activation of the IF PLL or RF PLL powerdown modes result in the disabling of the respective N counter divider and debiasing of its respective f_{IN} inputs (to a high impedance state). Powerdown forces the respective charge pump and phase comparator logic to a TRI-STATE condition. The R counter functionality does not become disabled until both IF and RF powerdown bits are activated. The OSC_{In} pin reverts to a high impedance state when this condition exists. The MICROWIRE™ control register remains active amd capable of loading and latching in data during all of the powerdown modes.

TABLE III. The Fo/LD (Pin 10) Output Truth Table

RF R[19] (RF LD)	IF R[19] (IF LD)	RF R[20] (RF F _o)	IF R[20] (IF F ₀)	F _o Output State
0	0	0	0	Disabled
0	1	0	0	IF Lock Detect
1	0	0	0	RF Lock Detect
1	1	0	0	RF/IF Lock Detect
х	0	0	1	IF Reference Divider Output
х	0	1	0	RF Reference Divider Output
X	1	0	1	IF Programmable Divider Output
х	1	1	0	RF Programmable Divider Output
0	1	1	1	For Internal Use Only
1	0	1	1	For Internal Use Only
1	1	1	1	For Internal Use Only

X = don't care condition

Lock Detect Output Characteristics

Output provided to indicate when the VCO frequency is in "lock." When the loop is locked and a lock detect mode is selected, the pins output is HIGH, with narrow pulses LOW. In the RF/IF lock detect mode a locked condition is indicated when IF and RF are both locked. When the F_0/LD output is disabled it is actively pulled to a low logic state.


Functional Description (Continued)

PHASE DETECTOR POLARITY


Depending upon VCO characteristics, R16 bit should be set accordingly: (see figure right)

When VCO characteristics are positive like (1), R16 should be set HIGH;

When VCO characteristics are negative like (2), R16 should be set LOW.



SERIAL DATA INPUT TIMING



TL/W/12331-17


Notes: Parenthesis data indicates programmable reference divider data.

Data shifted into register on clock rising edge.

Data is shifted in MSB first.

Test Conditions: The Serial Data Input Timing is tested using a symmetrical waveform around V_{CC}/2. The test waveform has an edge rate of 0.6V/ns with amplitudes of 2.2V @ V_{CC} = 2.7V and 2.6V @ V_{CC} = 5.5V.

PHASE COMPARATOR AND INTERNAL CHARGE PUMP CHARACTERISTICS




TL/W/12331-18

Notes: Phase difference detection range: -2π to $+2\pi$

The minimum width pump up and pump down current pulses occur at the Do pin when the loop is locked.

R16 = HIGH


Typical Application Example



Operational Notes:

TL/W/12331-19

- VCO is assumed AC coupled.
- $R_{\rm IN}$ increases impedance so that VCO output power is provided to the load rather than the PLL. Typical values are 10Ω to 200Ω depending on the VCO power level. f_{IN} RF impedance ranges from 40Ω to $100\Omega. f_{\text{IN}}$ IF impedances are higher.
- *** 50\Omega termination is often used on test boards to allow use of external reference oscillator. For most typical products a CMOS clock is used and no terminating resistor is required. OSC_{in} may be AC or DC coupled. AC coupling is recommended because the input circuit provides its own bias. (See Figure below)



TL/W/12331-20

Proper use of grounds and bypass capacitors is essential to achieve a high level of performance. Crosstalk between pins can be reduced by careful board layout.

This is a static sensitive device. It should be handled only at static free work stations.

Application Information

LOOP FILTER DESIGN

A block diagram of the basic phase locked loop is shown.





FIGURE 1. Basic Charge Pump Phase Locked Loop

gain point and -180°.

TL/W/12331-21

An example of a passive loop filter configuration, including the transfer function of the loop filter, is shown in Figure 2.



TL/W/12331-22

$$Z(s) = \frac{s (C2 \bullet R2) + 1}{s^2 (C1 \bullet C2 \bullet R2) + sC1 + sC2}$$

FIGURE 2. 2nd Order Passive Filter


Define the time constants which determine the pole and zero frequencies of the filter transfer function by letting

$$T2 = R2 \bullet C2 \tag{1a}$$

and


$$T1 = R2 \bullet \frac{C1 \bullet C2}{C1 + C2} \tag{1b}$$





Open Loop Gain = θ_i/θ_e = H(s) G(s) = K_{PD} Z(s) K_{VCO}/Ns

Closed Loop Gain = θ_0/θ_i = G(s)/[1 + H(s) G(s)]



The PLL linear model control circuit is shown along with the

open loop transfer function in Figure 3. Using the phase detector and VCO gain constants [K\$\phi\$ and K\$_{VCO}] and the loop filter transfer function [Z(s)], the open loop Bode plot can be calculated. The loop bandwidth is shown on the Bode plot (ωp) as the point of unity gain. The phase margin is shown to be the difference between the phase at the unity

> TL/W/12331-24 FIGURE 3. Open Loop Transfer Function

Application Information (Continued)

Thus we can calculate the 3rd order PLL Open Loop Gain in terms of frequency

$$G(s) \bullet H(s)|_{S = j \bullet \omega} = \frac{-K\phi \bullet K_{VCO} (1 + j\omega \bullet T2)}{\omega^2 C1 \bullet N(1 + j\omega \bullet T1)} \bullet \frac{T1}{T2}$$

From equation 2 we can see that the phase term will be dependent on the single pole and zero such that $A(x) = \tan^{-1}(x) \cdot a(x) = \tan^{-1}(x) \cdot a(x) + \tan^{-1}(x) \cdot a(x) = \tan^{-1}(x) \cdot a(x$

$$\phi(\omega) = \tan^{-1}(\omega \cdot T2) - \tan^{-1}(\omega \cdot T1) + 180^{\circ}$$
 (3)

By setting

$$\frac{\mathrm{d}\phi}{\mathrm{d}\omega} = \frac{\mathrm{T2}}{1 + (\omega \bullet \mathrm{T2})^2} - \frac{\mathrm{T1}}{1 + (\omega \bullet \mathrm{T1})^2} = 0$$

(4)

we find the frequency point corresponding to the phase inflection point in terms of the filter time constants T1 and T2. This relationship is given in equation 5.

$$\omega_{\rm D} = 1/\sqrt{12 \cdot T1}$$

For the loop to be stable the unity gain point must occur before the phase reaches -180° . We therefore want the phase margin to be at a maximum when the magnitude of the open loop gain equals 1. Equation 2 then gives

$$C1 = \frac{\mathsf{K}\phi \bullet \mathsf{K}_{\mathsf{VCO}} \bullet \mathsf{T1}}{\omega_{\mathsf{p}}^2 \bullet \mathsf{N} \bullet \mathsf{T2}} \left\| \frac{(1 + j\omega_{\mathsf{p}} \bullet \mathsf{T2})}{(1 + j\omega_{\mathsf{p}} \bullet \mathsf{T1})} \right\| \tag{6}$$

Therefore, if we specify the loop bandwidth, $\omega_{\rm p}$, and the phase margin, $\phi_{\rm p}$, equations 1 through 6 allow us to calculate the two time constants, T1 and T2, as shown in equations 7 and 8. A common rule of thumb is to begin your design with a 45° phase margin.

$$T1 = \frac{\sec \phi_p - \tan \phi_p}{\omega_p} \tag{7}$$

$$T2 = \frac{1}{\omega_p^2 \bullet T1} \tag{8}$$

From the time constants T1, and T2, and the loop bandwidth, $\omega_{\rm p}$, the values for C1, R2, and C2 are obtained in equations 9 to 11.

$$C1 = \frac{T1}{T2} \bullet \frac{K\varphi \bullet K_{VCO}}{\omega_p^2 \bullet N} \sqrt{\frac{1 + (\omega_p \bullet T2)^2}{1 + (\omega_p \bullet T1)^2}}$$
(9)

$$C2 = C1 \cdot \left(\frac{T2}{T1} - 1\right) \tag{10}$$

$$R2 = \frac{T2}{C2} \tag{11}$$

K_{VCO} (MHz/V) Voltage Controlled Oscillator (VCO)
Tuning Voltage constant. The frequency vs voltage tuning ratio.

Kφ (mA/2πrad) Phase detector/charge pump constant. The ratio of the current output to the input phase differential.

N Main divider ratio. Equal to RF_{opt}/f_{ref}.

RF_{opt} (MHz) Radio Frequency output of the VCO at which the loop filter is optimized.

f_{ref} (kHz) Frequency of the phase detector inputs. Usually equivalent to the RF channel spacing.

In choosing the loop filter components a tradeoff must be made between lock time, noise, stability, and reference spurs. The greater the loop bandwidth the faster the lock time will be, but a large loop bandwidth could result in higher reference spurs. The reference spurs can be reduced by reducing the loop bandwidth or by adding more low pass filter stages but the lock time will increase and stability will decrease as a result. Wider loop bandwidths generally improve close in phase noise but may increase integrated phase noise depending on the reference input, VCO and division ratios used.

20-Lead (0.173" Wide) Thin Shrink Small Outline Package (TM)
Order Number LMX2330TM, LMX2331TM or LMX2332TM
* For Tape and Reel (2500 units per reel)
Order Number LMX2330TMX, LMX2331TMX or LMX2332TMX
NS Package Number MTA20

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



S

8

n

500800

National Semiconductor Corporation

Corporation 2900 Semiconductor Drive P.O. Box 58090 Santa Clara, CA 95052-8090 Tel: 1(800) 272-9959 TWX. (910) 339-9240

National Semiconductor GmbH Industriestrasse 10 D-82256 Fürstenfeldbruck

Germany Tel: (0-81-41) 103-0 Telex: 527649 Fax: (0-81-41) 10-35-06

National Semiconductor Japan Ltd. Sumitomo Chemical Engineering Center

Engineering Center Bldg. 7F 1-7-1, Nakase, Mihama-Ku Chiba-City, Ciba Prefecture 261 Tel: (043) 299-2300 Fax: (043) 299-2500

r National Semiconductor Hong Kong Ltd. 13th Floor, Straight Block Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon

Tsimshatsui, Kowloon Hong Kong Tel: (852) 737-1600 Telex: 51292 NSHKL Fax: (852) 736-9960

National Semiconductores Do Brazil Ltda. Rue Deputado Lacorda Franco

120-3A Sao Paulo-SP Brazii 05418-000 Tel: (55-11) 212-5066 Telex: 391-1131931 NSBR BR Fax. (55-11) 212-1181 National Semiconductor (Australia) Pty, Ltd. 16 Business Park Dr. Notting Hill, VIC 3168 Australia Tel: (3) 558-9999 Fax: (3) 558-9998

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without

45928