

Preliminary



# N-Channel Enhancement-Mode DMOS FETs

**Ordering Information** 

BV <sub>DSS</sub> /	R <sub>DS(ON)</sub>	I <sub>D(ON)</sub> Order N		umber / Package	
BV <sub>DGS</sub>	(max) (min)		TO-236AB*	Die	
500V	1.0ΚΩ	3.0mA	LNE150K1	LNE150ND	

Product marking for TO-236AB:

NEE\*

where \* = 2-week alpha date code

#### **Features**

- ☐ Free from secondary breakdown
  ☐ Low power drive requirement
- \_\_\_\_ Low power drive requirement
- Ease of parallelingLow C<sub>iss</sub> and fast switching speeds
- ☐ Excellent thermal stability
- ☐ Integral Source-Drain diode
- ☐ High input impedance and high gain

#### **Applications**

	1			:	TTI		CHOC
1 1	Logic I	evel inte	rtace -	ideal 1	tor I I I	and	CMOS

- Solid state relays
- ☐ Battery operated systems
- Photo voltaic drive
- ☐ Analog switches
- General purpose line driver
- Telecom switches

#### **Absolute Maximum Ratings**

Drain-to-Source Voltage	BV <sub>DSS</sub>		
Drain-to-Gate Voltage	BV <sub>DGS</sub>		
Gate-to-Source Voltage	-0.7V to +10V		
Operating and Storage Temperature	-55°C to +150°C		
Soldering Temperature*	300°C		


<sup>\*</sup> Distance of 1.6 mm from case for 10 seconds.

### **Advanced DMOS Technology**

This low threshold Enhancement-mode (normally-off) transistor utilizes an advanced DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex DMOS FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

#### **Package Options**



<sup>\*</sup>Same as SOT-23. All units shipped on 3,000 piece carrier tape reels.

#### **Thermal Characteristics**

Package	I <sub>D</sub> (continuous)*	I <sub>D</sub> (pulsed)	Power Dissipation @ T <sub>A</sub> = 25°C	θ <sub>ja</sub> °C/W	θ <sub>Jc</sub> °C/W	I <sub>DR</sub>	I <sub>DRM</sub>
TO-236AB	3mA	20mA	0.36W	350	200	3mA	20mA


<sup>\*</sup> ID (continuous) is limited by max rated Ti-


# Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter	Min	Тур	Max	Unit	Conditions
BV <sub>DSS</sub>	Drain-to-Source Breakdown Voltage	500			V	V <sub>GS</sub> = 0V, I <sub>D</sub> = 100μA
$BV_GSS$	Gate-to-Source Diode Breakdown Voltage	10			V	I <sub>GS</sub> = 100μA
V <sub>SG</sub>	Source-to-Gate diode Forward Voltage Drop			0.7	V	I <sub>SG</sub> = 100μA
I <sub>SG</sub>	Source-to-Gate Continuous Diode Current			3	mA	
V <sub>GS(TH)</sub>	Gate Threshold Voltage	0.6		2.5	V	$V_{GS} = V_{DS}$ , $I_D = 1.0 \text{mA}$
ΔV <sub>GS(TH)</sub>	Change in V <sub>GS(TH)</sub> with Temperature		•	-4.5	mV/°C	$V_{GS} = V_{DS}$ , $I_D = 1.0 \text{mA}$
I <sub>GSS</sub>	Gate Body Leakage Current			50	nA	$V_{GS} = +5.0V, V_{DS} = 0V$
I <sub>DSS</sub>	Zero Gate Voltage Drain Current			100	nA	$V_{GS} = 0V, V_{DS} = 500V$
I <sub>D(ON)</sub>	ON-State Drain Current	3			mA	$V_{GS} = 5.0V, V_{DS} = 25V$
R <sub>DS(ON)</sub>	Static Drain-to-Source ON-State Resistance			1	ΚΩ	$V_{GS} = 5.0V$ , $I_D = 500\mu A$
$\Delta R_{DS(ON)}$	Change in R <sub>DS(ON)</sub> with Temperature	·		1.1	%/°C	$V_{GS} = 0V, I_D = 500\mu A$
C <sub>ISS</sub>	Input Capacitance		12			$V_{GS} = 0V, V_{DS} = 25V,$
Coss	Common Source Output Capacitance		2		рF	f=1.0MHz
C <sub>RSS</sub>	Reverse Transfer Capacitance		0.8	-		
t <sub>on</sub>	Turn-ON Time			10	ns	$V_{GS} = 0$ to 5V, $R_{GEN} = 100\Omega$ ,
t <sub>OFF</sub>	Turn-OFF Time		•	10	Ì	$V_{DD}$ = 1.0V, $R_{load}$ = 200 $\Omega$
V <sub>SD</sub>	Diode forward Voltage Drop			1.8	٧	$V_{GS} = -10V, I_{SD} = 3.0 \text{mA}$

#### Notes:

## **Switching Waveforms and Test Circuit**





<sup>1.</sup> All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)

<sup>2.</sup> All A.C. parameters sample tested.