



Series 54H/74H


Series DM54H/DM74H

general description


The Series 54H/74H extends the breadth of the Series 54/74 Family by adding a product line which is approximately twice as fast as the basic series. The products are completely miscible

within a system; and it is generally considered good engineering to optimize a design by utilizing the Series 54H/74H only where needed for higher speed.


connection diagrams Dual-In-Line Package Only (Con't on Page 2-6)




DM54H00/DM74H00
quad 2-input NAND gate




DM54H01/DM74H01
quad 2-input NAND gate
(open collector)




DM54H04/DM74H04
hex inverter




DM54H05/DM74H05
hex inverter
(open collector)




DM54H08/DM74H08
quad 2-input AND gate




DM54H10/DM74H10
triple 3-input NAND gate




DM54H11/DM74H11
triple 3-input AND gate




DM54H20/DM74H20
dual 4-input NAND gate




DM54H21/DM74H21
dual 4-input AND gate



DM54H22/DM74H22
dual 4-input NAND gate
(open collector)



DM54H30/DM74H30
8-input NAND gate



DM54H40/DM74H40
dual 4-input NAND buffer

absolute maximum ratings

Supply Voltage	7V
Input Voltage	5.5V
Operating Temperature Range	
Series 54H	-55°C to +125°C
Series 74H	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 10 sec)	300°C

operating conditions

	MIN	MAX	UNITS
Supply Voltage	4.5	5.5	V
DM54HXX	4.75	5.25	V
DM74HXX			
Temperature			
DM54HXX	-55	125	°C
DM74HXX	0	70	°C

electrical characteristics

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Input Diode Clamp Voltage	$V_{CC} = 5.0V, T_A = 25^\circ C, I_{IN} = -12\text{ mA}$			-1.5	V
Logical "1" Input Voltage	$V_{CC} = \text{Min}$	2.0			V
Logical "0" Input Voltage	$V_{CC} = \text{Min}$			0.8	V
Logical "1" Output Voltage	$V_{CC} = \text{Min}, I_O = -500\text{ }\mu A, V_{IN} = 2.0V \text{ or } 0.8V$	2.4			V
All Devices, Except DM54H40/DM74H40 and Open Collector Circuits DM54H40/DM74H40	$V_{CC} = \text{Min}, I_O = -1.5\text{ mA}, V_{IN} = 2.0V \text{ or } 0.8V$	2.4			V
Logical "0" Output Voltage	$V_{CC} = \text{Min}, I_O = 20\text{ mA}; V_{IN} = 2.0V \text{ or } 0.8V$			0.4	V
All Devices, Except DM54H40/DM74H40 DM54H40/DM74H40	$V_{CC} = \text{Min}, I_O = 60\text{ mA}, V_{IN} = 2.0V \text{ or } 0.8V$			0.4	V
Logical "1" Output Current	$V_{CC} = \text{Min}, V_{OUT} = 5.5V, V_{IN} = 2.0V \text{ or } 0.8V$			250	μA
All Open Collector Circuits Except DM54H60,DM54H62 DM74H60,DM74H62 DM54H61, DM74H61	@ $-55^\circ C$			320	μA
	@ $0^\circ C$			570	μA
	$V_{OUT} = 2.2V$			50	μA
Logical "0" Input Current	$V_{CC} = \text{Max}, V_{IN} = 0.4V$			-2.0	mA
Logical "1" Input Current	$V_{CC} = \text{Max}, V_{IN} = 2.4V$			50	μA
	$V_{CC} = \text{Max}$			1.0	mA
Output Short Circuit Current (Note 1)					
All Circuits Except DM54H40/DM74H40 and Open Collector Circuits DM54H40/DM74H40	$V_{CC} = \text{Max}, V_{OUT} = 0V$	-40		-100	mA
	$V_{OUT} = 0V$	-40		-125	mA
Supply Current	$V_{CC} = \text{Max}$				
DM54H00/DM74H00 Logical "0" Logical "1"		26	40		mA
		10	16.8		mA
DM54H01/DM74H01 Logical "0" Logical "1"		26	40		mA
		6.8	10		mA
DM54H04/DM74H04 Logical "0" Logical "1"		40	58		mA
		16	26		mA
DM54H05/DM74H05 Logical "0" Logical "1"		40	58		mA
		16	26		mA
DM54H08/DM74H08 Logical "0" Logical "1"		42	64		mA
		28	40		mA
DM54H10/DM74H10 Logical "0" Logical "1"		19.5	30		mA
		7.5	12.6		mA
DM54H20/DM74H20 Logical "0" Logical "1"		13	20		mA
		5.0	8.4		mA
DM54H21/DM74H21 Logical "0" Logical "1"		20	32		mA
		12	20		mA
DM54H22/DM74H22 Logical "0" Logical "1"		13	20		mA
		3.4	5.0		mA

Note 1: Not more than one output shorted at a time, duration of short-circuit test not to exceed 1 second, and all typical values are at $V_{CC} = 5V, T_A = 25^\circ C$.

electrical characteristics (con't)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
DM54H30/DM74H30 Logical "0" Logical "1"			6.5 2.5	10 4.2	mA mA
DM54H40/DM74H40 Logical "0" Logical "1"			25 10.4	40 16	mA mA
DM54H50/DM74H50 DM54H51/DM74H51 Logical "0" Logical "1"			15.2 8.2	24 12.8	mA mA
DM54H52/DM74H52 Logical "0" Logical "1"			15.2 20	24 31	mA mA
DM54H53/DM74H53 DM54H54/DM74H54 Logical "0" Logical "1"			9.4 7.1	14 11	mA mA
DM54H55/DM74H55 Logical "0" Logical "1"			7.5 4.5	12 6.4	mA mA
DM54H60/DM74H60 On Level Current Off Level Current			1.9 3.0	3.5 4.5	mA mA
DM54H61/DM74H61; On Level Current Off Level Current			11 5.0	16 7.0	mA mA
DM54H62/DM74H62 On Level Current Off Level Current			3.8 6.0	7.0 9.0	mA mA
DM54H71/DM74H71			19	30	mA
DM54H72/DM74H72			16	25	mA
DM54H73/DM74H73			32	50	mA
DM54H74/DM74H74			30	50	mA
DM54H76/DM74H76			32	50	mA
DM54H78/DM74H78			32	50	mA

switching characteristics $T_A = 25^\circ\text{C}$; $V_{CC} = 5\text{V}$; $N = 10$; $C = 25\text{ pF}$, $R_L = 280\Omega$

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
DM54H00/DM74H00 t_{pd0} t_{pd1}			6.2 5.9	10 10	ns ns
DM54H01/DM74H01 t_{pd0} t_{pd1}			7.5 10	12 15	ns ns
DM54H04/DM74H04 t_{pd0} t_{pd1}			6.5 6.0	10 10	ns ns
DM54H05/DM74H05 t_{pd0} t_{pd1}			7.5 10	12 15	ns ns
DM54H08/DM74H08 t_{pd0} t_{pd1}			8.8 7.6	12 12	ns ns

switching characteristics (con't)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
DM54H10/DM74H10 t _{pd0} t _{pd1}		6.3 5.9	10 10		ns ns
DM54H11/DM74H11 t _{pd0} t _{pd1}		8.8 7.6	12 12		ns ns
DM54H20/DM74H20 t _{pd0} t _{pd1}		7.0 6.0	10 10		ns ns
DM54H21/DM74H21 t _{pd0} t _{pd1}		8.8 7.6	12 12		ns ns
DM54H22/DM74H22 t _{pd0} t _{pd1}		7.5 10	12 15		ns ns
DM54H30/DM74H30 t _{pd0} t _{pd1}		8.9 6.8	12 10		ns ns
DM54H40/DM74H40 t _{pd0} t _{pd1}		6.5 8.5	12 12		ns ns
DM54H50/DM74H50 t _{pd0} t _{pd1}		6.2 6.8	11 11		ns ns
DM54H51/DM74H51 t _{pd0} t _{pd1}		6.2 6.8	11 11		ns ns
DM54H52/DM74H52 t _{pd0} t _{pd1}		9.2 10.6	15 15		ns ns
DM54H53/DM74H53 t _{pd0} t _{pd1}		6.2 7.0	11 11		ns ns
DM54H54/DM74H54 t _{pd0} t _{pd1}		6.2 7.0	11 11		ns ns
DM54H55/DM74H55 t _{pd0} t _{pd1}		6.5 7.0	11 11		ns ns
DM54H60/DM74H60 (Thru Expandable Gates) t _{pd0} t _{pd1}		7.4 11.4			ns ns
DM54H61/DM74H61 (Thru Expandable Gates) t _{pd0} t _{pd1}		9.8 14.8			ns ns
DM54H62/DM74H62 (Thru Expandable Gates) t _{pd0} t _{pd1}		7.4 11.4			ns ns
DM54H71/DM74H71 t _{pd0(CLOCK)} t _{pd1(CLOCK)} t _{pd0(PRESET)} t _{pd1(PRESET)}		22 14 12 6.0	27 21 24 13		ns ns ns ns

switching characteristics (con't)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Maximum Clock Frequency DM54H72/DM74H72 DM54H73/DM74H73 DM54H76/DM74H76 DM54H78/DM74H78		25	30		ns
$t_{pd0(CLOCK)}$ $t_{pd1(CLOCK)}$ $t_{pd0(CLEAR,RESET)}$ $t_{pd1(CLEAR,RESET)}$			22 14 12 6.0	27 21 24 13	ns ns ns ns
Maximum Clock Frequency DM54H74/DM74H74		25	30		ns
$t_{pd0(CLOCK)}$ $t_{pd1(CLOCK)}$ $t_{pd0(CLEAR,RESET)}$ $t_{pd1(CLEAR,RESET)}$			13 8.5	20 15 30 20	ns ns ns ns
Maximum Clock Frequency		35	43		ns


loading table

DEVICES	WEIGHTED LOADS
DM54H00/DM74H00	1
DM54H01/DM74H01	1
DM54H04/DM74H04	1
DM54H05/DM74H05	1
DM54H08/DM74H08	1
DM54H10/DM74H10	1
DM54H11/DM74H11	1
DM54H20/DM74H20	1
DM54H21/DM74H21	1
DM54H22/DM74H22	1
DM54H30/DM74H30	1
DM54H40/DM74H40	2
DM54H50/DM74H50	1
DM54H51/DM74H51	1
DM54H52/DM74H52	1
DM54H53/DM74H53	1
DM54H54/DM74H54	1
DM54H55/DM74H55	1
DM54H60/DM74H60	1
DM54H61/DM74H61	1
DM54H62/DM74H62	1
DM54H71/DM74H71	
All Inputs Except Preset and Clock	1
Preset	3
Clock	2
DM54H72/DM74H72	
All Inputs Except Preset and Clear	1
Preset, Clear	2
DM54H73/DM74H73	
J, K, and Clock	1
Clear	2
DM54H74/DM74H74	
D	1
Preset and Clock	2
Clear	3
DM54H76/DM74H76	
J, K, and Clock	1
Preset and Clear	2
DM54H78/DM74H78	
J and K	1
Preset and Clock	2
Clear	4


1 Load = 50 μ A @ 2.4V Logical "1" Input Current
= 2 mA @ 0.4V Logical "0" Input Current

(All inputs are guaranteed 1 mA @ 5.5V for Logical "1" breakdown test)


connection diagrams (con't)




DM54H50/DM74H50
expandable dual 2-wide
2-input AND-OR-INVERT gate




DM54H51/DM74H51
dual 2-wide 2-input
AND-OR-INVERT gate




DM54H52/DM74H52
expandable 2-2-2-3-input
AND-OR gate




DM54H53/DM74H53
expandable 2-2-2-3-input
AND-OR-INVERT gate




DM54H54/DM74H54
4-wide 2-input
AND-OR-INVERT gate




DM54H55/DM74H55
expandable 2-wide 4-input
AND-OR-INVERT gate




DM54H60/DM74H60
dual 4-input expander




DM54H61/DM74H61
triple 3-input expander




DM54H62/DM74H62
3-2-2-3-input expander




DM54H71/DM74H71
J-K flip flop with AND-OR inputs




DM54H72/DM74H72
J-K master-slave flip flop




DM54H73/DM74H73
dual J-K flip flop with
separate clocks



DM54H74/DM74H74
dual D edge-triggered flip flop




DM54H76/DM74H76
dual J-K master-slave flip flop




DM54H78/DM74H78
dual J-K flip flop with preset
and clear inputs


ac test circuits

Switching Characteristics, Clock and Synchronous Inputs
(High Level Data)

NOTE A: Clock input pulse has the following characteristics:
 $t_{W(CLOCK)} = 20\text{ ns}$, $PRR = 1\text{ MHz}$.
NOTE B: D input (pulse A) has the following characteristics:
 $t_{SETUP} = 10\text{ ns}$, $t_{W(D)} = 60\text{ ns}$, $PRR = 50\%$ of clock PRR. D input (pulse B) has the following characteristics: $t_{W(HOLD)} = 0\text{ ns}$, $t_{W(D)} = 60\text{ ns}$, $PRR = 50\%$ of clock PRR.
NOTE C: C_L includes probe and jig capacitance.


Switching Characteristics, Clock and Synchronous Inputs
(Low-Level Data)

NOTE A: Clock input pulse has the following characteristics:
 $t_W = 20\text{ ns}$, $PRR = 1\text{ MHz}$.
NOTE B: D input (pulse A) has the following characteristics:
 $t_{SETUP} = 15\text{ ns}$, $t_W = 60\text{ ns}$, $PRR = 1\text{ MHz}$ and PRR is 50% of the clock PRR. D input (pulse B) has the following characteristics:
 $t_{W(HOLD)} = 0\text{ ns}$, $t_W = 60\text{ ns}$, and PRR is 50% of clock PRR.
NOTE C: C_L includes probe and jig capacitance.



Flip Flop Preset/Clear Propagation Delay Times


NOTE A: Clear or Preset inputs are dominate regardless of clock or JK inputs.
NOTE B: Clear or Preset input pulse characteristics: $V_{INIT} = 3V$, $V_{IN(OL)} = 0V$, $t_1 = t_0 = 7\text{ ns}$, $t_{CLEAR} = t_{PRESET} = 16\text{ ns}$, $PRR = 1\text{ MHz}$.
NOTE C: C_L includes jig capacitance.



Asynchronous Inputs Switching Characteristics

NOTE A: Clear and Preset input dominate clock or D inputs.
NOTE B: Clear or Preset input pulse characteristics: $t_{W(CLEAR)} = t_{W(PRESET)} = 25\text{ ns}$, $PRR = 1\text{ MHz}$.
NOTE C: C_L includes probe and jig capacitance.

ac test circuits (con't)




NOTE A: $V_{IN(1)} = 3V$, $V_{IN(0)} = 0V$, $t_0 = t_1 = 7\text{ ns}$, duty cycle = 50%, PRR = 1 MHz, $Z_{OUT} = 50\Omega$.

NOTE B: C_L includes probe and jig capacitance.

NOTE C: C_L includes probe and jig capacitance.

DM54H52/DM74H52



NOTE A: The pulse generator has the following characteristics: $V_{IN(1)} = 3V$, $V_{IN(0)} = 0V$, $t_0 = t_1 = 7\text{ ns}$, $\tau_{Pulse} = 1\text{ MHz}$, duty cycle = 50%, and $Z_{out} = 50\Omega$.


NOTE B: Input conditions are established for each gate as follows:

- (1) Input pulse is applied to one input and 2.4V is applied to all unused inputs of the unused AND section of the DM54H08/DM74H08, DM54H09/DM74H09, DM54H10/DM74H10, DM54H11/DM74H11, DM54H12/DM74H12, DM54H13/DM74H13, DM54H14/DM74H14, DM54H15/DM74H15, DM54H16/DM74H16, DM54H17/DM74H17, DM54H18/DM74H18, DM54H19/DM74H19, DM54H20/DM74H20, DM54H21/DM74H21, DM54H22/DM74H22, DM54H23/DM74H23, or DM54H40/DM74H40 gate.
- (2) Input pulse is applied to one input of an AND section, and 2.4V is applied to all unused inputs of the unused AND section of the DM54H11/DM74H11, DM54H12/DM74H12, and DM54H13/DM74H13 gate. All inputs of all unused AND sections are grounded.

- (3) Input pulses are inverting except the DM54H11/DM74H11, DM54H12/DM74H12, and DM54H13/DM74H13 gate.
- (4) Input pulse is applied to one input of an AND section, and 2.4V is applied to all unused inputs of the unused AND section of the DM54H11/DM74H11, DM54H12/DM74H12, and DM54H13/DM74H13 gate. All inputs of all unused AND sections are grounded.

NOTE D: C_L includes probe and jig capacitance.

DM54H52/DM74H52 Loading For Gates



NOTE A: When testing t_{QD0} and t_{QD1} (all types), the clock input pulse characteristics are: $V_{IN(1)} = 3V$, $V_{IN(0)} = 0V$, $t_0 = t_1 = 7\text{ ns}$, $\tau_{Pulse(CLOCK)} = 20\text{ ms}$, and PRR = 1 MHz.

NOTE B: All J and K inputs are at 2.4V.

NOTE C: When testing t_{QD0} , the clock input characteristics are: $V_{IN(1)} = 3V$, $V_{IN(0)} = 0V$, $t_0 = t_1 = 3\text{ ns}$, $\tau_{Pulse(CLOCK)} = 10\text{ ns}$, PRR = 40 MHz. All J and K inputs are at 2.4V.


NOTE D: C_L includes probe and jig capacitance.

Flip Flop Propagation Delay Times

truth tables

t_n	t_{n+1}
J	K 0
0	0 \bar{Q}_N
0	1 0
1	0 1
1	1 \bar{Q}_N

all J-K flip flops



NOTE A: $V_{IN(1)} = 3V$, $V_{IN(0)} = 0V$, $t_0 = t_1 = 7\text{ ns}$, duty cycle = 50%, PRR = 1 MHz.

NOTE B: C_L includes probe and jig capacitance.


NOTE C: C_L includes probe and jig capacitance.

DM54H50, DM54H53, DM54H55


t_n	t_{n+1}
D	\bar{Q} \bar{Q}
0	0 1
1	1 0

DM74H74 only

switching time waveforms




**Switching Characteristics, Clock and Synchronous Inputs
(High Level Data)**



**Switching Characteristics, Clock and Synchronous Inputs
(Low Level Data)**


switching time waveforms (con't)



NOTE A: Clear or Preset inputs are dominate regardless of clock or JK inputs.

NOTE B: Clear or Preset input pulse characteristics: $V_{\text{IN(HI)}} = 3V$, $V_{\text{IN(L)}} = 0V$, $t_0 = t_0 = 7\text{ ns}$, $t_{\text{CLEAR}} = t_{\text{PRESET}} = 16\text{ ns}$, PRR = 1 MHz.NOTE C: C_s includes jig capacitance.


Flip Flop Preset/Clear Propagation Delay Times



NOTE A: Clear and Preset input dominate clock or D inputs.


NOTE B: Clear or Preset impulse characteristics: $t_{\text{CLEAR}} = t_{\text{PRESET}} = 25\text{ ns}$, PRR = 1 MHz.NOTE C: C_s includes probe and jig capacitance.

Asynchronous Inputs Switching Characteristics


NOTE A: $V_{\text{IN(HI)}} = 3V$, $V_{\text{IN(L)}} = 0V$, $t_1 = 7\text{ ns}$, duty cycle = 50%, PRR = 1 MHz, $Z_{\text{OUT}} \approx 50\Omega$.NOTE B: C_s includes jig capacitance.NOTE C: C_s includes jig capacitance.

DM54H52/DM74H52

switching time waveforms (con't)

NOTE A: $V_{IN(1)} = 3V$, $V_{IN(0)} = 0V$, $t_1 = t_0 = 7\text{ ns}$, PRR = 1 MHz, duty cycle = 50%, $Z_{OUT} \approx 50\Omega$.NOTE B: C_L includes probe and jig capacitance, $R_L = 280\Omega$; on all gates except DM54H40 where $R_L = 93\Omega$.NOTE C: $C_L = 25\text{ pF}$ on all devices.NOTE D: $C_L = 1.3\text{ pF}$ typical for expanders.


DM54H52/DM74H52 Propagation Delays

NOTE A: When testing t_{pd1} and t_{pd0} (all types), the clock input pulse characteristics are: $V_{IN(1)} = 3V$, $V_{IN(0)} = 0V$, $t_1 = t_0 = 7\text{ ns}$, $t_{pCLOCK} = 20\text{ ns}$, and PRR = 1 MHz.

NOTE B: All J and K inputs are at 2.4V.

NOTE C: When testing t_{pd1} , the clock input characteristics are: $V_{IN(0)} = 3V$, $V_{IN(1)} = 0V$, $t_1 = t_0 = 3\text{ ns}$, $t_{pCLOCK} = 10\text{ ns}$, PRR = 40 MHz. All J and K inputs are at 2.4V.NOTE D: C_L includes probe and jig capacitance.

Flip Flop Propagation Delay Times

NOTE A: $V_{IN(1)} = 3V$, $V_{IN(0)} = 0V$, $t_1 = t_0 = 7\text{ ns}$, duty cycle = 50%, PRR = 1 MHz.NOTE B: C_L includes probe and jig capacitance.NOTE C: C_L includes jig capacitance.

DM54H50, DM54H53, DM54H55