


## TRI-STATE Quad 2-Input NAND Buffers

**General Description**

These devices provide four, two-input NAND buffers in each package. They accept normal TTL or DTL input levels, and have outputs which provide either normal low-impedance TTL characteristics, or a high-impedance third logic state. There are two independent disable lines, each of which controls two gates. When the disable input is taken to a high logic level, the outputs go into the high-impedance state. The low output impedance of these devices provides good capacitive-drive capability and rapid transition from the low to the high logic levels, thus assuring both speed and waveform integrity.

**Features**

- Combines logic gating with TRI-STATE outputs
- Typical propagation delay 9 ns
- High capacitive-drive capability
- Up to 128 devices can be connected to a common bus line

**Connection Diagram**

7099/8099(J), (N), (W)

**Truth Table**

DISABLE	INPUTS		OUTPUT
	A	B	
L	L	H	H
L	H	L	H
L	L	L	H
L	H	H	L
H	X	X	Hi-Z

**Electrical Characteristics** over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	CONDITIONS	DM70			DM80			UNITS	
		99			99				
		MIN	TYP(1)	MAX	MIN	TYP(1)	MAX		
$V_{IH}$	High Level Input Voltage			2		2		V	
$V_{IL}$	Low Level Input Voltage			0.8		0.8		V	
$V_I$	Input Clamp Voltage	$V_{CC} = \text{Min}$ , $I_I = -12 \text{ mA}$		-1.5		-1.5		V	
$I_{OH}$	High Level Output Current			-2.0		-5.2		mA	
$V_{OH}$	High Level Output Voltage	$V_{CC} = \text{Min}$ , $V_{IH} = 2\text{V}$ $V_{IL} = 0.8\text{V}$ , $I_{OH} = \text{Max}$		2.4		2.4		V	
$I_{OL}$	Low Level Output Current			16		16		mA	
$V_{OL}$	Low Level Output Voltage	$V_{CC} = \text{Min}$ , $V_{IH} = 2\text{V}$ $V_{IL} = 0.8\text{V}$ , $I_{OL} = 16 \text{ mA}$		0.4		0.4		V	
$I_{O(OFF)}$	Off-State (High-Impedance State) Output Current	$V_{CC} = \text{Max}$ , $V_{IH} = 2\text{V}$ $V_{IL} = 0.8\text{V}$	$V_O = 0.4\text{V}$ $V_O \approx 2.4\text{V}$	-40 40		-40 40		$\mu\text{A}$	
$I_I$	Input Current at Maximum Input Voltage	$V_{CC} = \text{Max}$ , $V_I = 5.5\text{V}$		1		1		mA	
$I_{IH}$	High Level Input Current	$V_{CC} = \text{Max}$ , $V_I = 2.4\text{V}$		40		40		$\mu\text{A}$	
$I_{IL}$	Low Level Input Current	Either Data Input	$\bar{G}$ Input at 2V, $V_I = 0.4\text{V}$	-40		-40		$\mu\text{A}$	
			$\bar{G}$ Input at 0.4V, $V_I = 0.4\text{V}$	-1.6		-1.6		$\mu\text{A}$	
			$V_I = 0.4\text{V}$	-1.6		-1.6		mA	
$I_{OS}$	Short Circuit Output Current	$V_{CC} = \text{Max(2)}$		-25	-70	-25	-70	mA	
$I_{CC}$	Supply Current	$V_{CC} = \text{Max}$			35		35	mA	

**Notes**

- (1) All typical values are at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^\circ\text{C}$ .  
 (2) Not more than one output should be shorted at a time.

**Switching Characteristics**  $V_{CC} = 5\text{V}$ ,  $T_A = 25^\circ\text{C}$ 

PARAMETER	CONDITIONS	DM70/80			UNITS	
		99				
		MIN	TYP	MAX		
$t_{PLH}$	Propagation Delay Time, Low-to-High Level Output	$C_L = 50 \text{ pF}$ , $R_L = 400\Omega$	10	15	ns	
$t_{PHL}$	Propagation Delay Time, High-to-Low Level Output		8	15	ns	
$t_{ZH}$	Output Enable Time to High Level		13	20	ns	
$t_{ZL}$	Output Enable Time to Low Level		13	20	ns	
$t_{HZ}$	Output Disable Time from High Level	$C_L = 5 \text{ pF}$ , $R_L = 400\Omega$	4	7	ns	
$t_{LZ}$	Output Disable Time from Low Level		11	17	ns	