



## DMCA1 DIE

## N-Channel Lateral DMOS Quad FETs

The Siliconix DMCA1 Die is a monolithic array of single-pole, single-throw analog switches designed for high-speed switching in audio, video and high-frequency applications in communications, instrumentation, and process control. Designed on the Siliconix DMOS process, the product is rated for analog signals of  $\pm 10$  V.

These bidirectional switches feature very low interelectrode capacitance and on-resistance to achieve low insertion loss, crosstalk, and feedthrough performance. The threshold voltage is 2 V maximum, simplifying driver requirements for low level signal applications.

For additional design information please consult the typical performance curves DMCA/B.

## DESIGNED FOR:

- Ultra-High Speed Switching
- High Gain Amplifiers

## FEATURES

- $< 1$  ns Switching  $t_{ON}$
- Ultra-Low Capacitance  $C_G < 3.5$  pF
- $g_{fs}$  (gain)  $> 10000$   $\mu$ mhos

ABSOLUTE MAXIMUM RATINGS ( $T_A = 25^\circ\text{C}$  Unless Otherwise Noted)


PARAMETERS/TEST CONDITIONS	SYMBOL	LIMITS	UNITS
Gate-Source, Gate-Drain Voltage	$V_{GS}, V_{GD}$	30/-25	V
Drain-Substrate, Source-Substrate Voltage	$V_{DB}, V_{SB}$	25	
Drain-Source, Source-Drain Voltage	$V_{DS}, V_{SD}$	20	
Gate-Substrate Voltage	$V_{GB}^1$	30/-0.3	
Drain Current	$I_D$	50	mA
Storage Temperature	$T_{stg}$	-65 to 150	$^\circ\text{C}$

<sup>1</sup>This series features an internal zener diode for gate protection

## DMCA1CHP\*

SD5000I  
SD5000N  
SD5001N  
SD5400CY  
SD5401CY

\*Meets or exceeds specification for all part numbers listed below



Nominal Thickness  
0.009 inches  
0.228 mm

## DMCA1 DIE



SPECIFICATIONS <sup>a</sup>			LIMITS			
PARAMETER	SYMBOL	TEST CONDITIONS	TYP <sup>b</sup>	MIN	MAX	UNIT
<b>STATIC</b>						
Drain-Source Breakdown Voltage	$V_{(BR)DS}$	$V_{GS} = V_{BS} = -5\text{ V}, I_D = 10\text{ nA}$	30	20		V
Source-Drain Breakdown Voltage	$V_{(BR)SD}$	$V_{GD} = V_{BD} = -5\text{ V}, I_S = 10\text{ nA}$	22	20		
Drain-Substrate Breakdown Voltage	$V_{(BR)DB}$	$V_{GB} = 0\text{ V}, I_D = 10\text{ nA}, \text{Source OPEN}$	35	25		
Source-Substrate Breakdown Voltage	$V_{(BR)SB}$	$V_{GB} = 0\text{ V}, I_S = 10\text{ }\mu\text{A}, \text{Drain OPEN}$	35	25		
Drain-Source Leakage	$I_{DS(OFF)}$	$V_{GS} = V_{BS} = -5\text{ V}, V_{DS} = 20\text{ V}$	0.9			nA
Source-Drain Leakage	$I_{SD(OFF)}$	$V_{GD} = V_{BD} = -5\text{ V}, V_{DS} = 20\text{ V}$	1			
Gate Leakage	$I_{GBS}$	$V_{DB} = V_{GS} = 0\text{ V}, V_{GB} = 30\text{ V}$	$10^{-5}$			$\mu\text{A}$
Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS} = V_{GS(th)}, I_S = 1\text{ }\mu\text{A}$ $V_{SB} = 0\text{ V}$	0.7	0.1	2.0	V
Drain-Source On-Resistance	$r_{DS(ON)}$	$V_{SB} = 0\text{ V}, I_D = 1\text{ mA}$	$V_{GS} = 5\text{ V}$	58		$\Omega$
			$V_{GS} = 10\text{ V}$	38		
			$V_{GS} = 15\text{ V}$	30		
			$V_{GS} = 20\text{ V}$	26		
Resistance Match		$I_D = 1\text{ mA}, V_{SB} = 0\text{ V}, V_{GS} = 5\text{ V}$	1			
<b>DYNAMIC</b>						
Forward Transconductance	$g_{fs}$	$V_{DS} = 10\text{ V}, V_{SB} = 0\text{ V}$ $I_D = 20\text{ mA}, f = 1\text{ kHz}$	11			mS
Gate-Node Capacitance	$C_{(GS+GD+GB)}$	$V_{DS} = 10\text{ V}, f = 1\text{ MHz}$ $V_{GS} = V_{BS} = -15\text{ V}$	2.5			pF
Drain-Node Capacitance	$C_{(GD+DB)}$		1.1			
Source-Node Capacitance	$C_{(GS+SB)}$		3.7			
Reverse Transfer Capacitance	$C_{rss}$		0.2			
Crosstalk		$f = 3\text{ kHz}, \text{ See Test Circuits in DMCA Performance Curves}$	-107			dB
<b>SWITCHING</b>						
Turn-On Time	$t_{d(ON)}$	$V_{DD} = 5\text{ V}, R_L = 680\text{ }\Omega$ $V_{IN} = 5\text{ V}$	0.5			ns
	$t_r$		0.6			
Turn-Off Time	$t_{d(OFF)}$		2			
	$t_f$		6			

## NOTES:

a  $T_A = 25^\circ\text{C}$  unless otherwise noted.

b For design aid only, not subject to production testing.