

DP8468B Disk Pulse Detector + Embedded Servo Detector

General Description

The DP8468B Disk Pulse Detector + Servo utilizes analog and digital circuitry to detect amplifitude peaks of the signal received from the read/write amplifier fitted with the heads of disk drives. The DP8468B produces a TTL compatible output which, on the positive leading edge, indicates a signal peak. Electrically, these peaks correspond to flux reversals on the magnetic medium. The signal from the read/write amplifier when reading a disk is therefore a series of pulses with alternating polarity. The Disk Pulse Detector accurately replicates the time position of these peaks.


The DP8468B also incorporates two gated detectors which detect embedded servo information, used for head positioning. It is primarily intended for detecting a burst type servo pattern as shown in Figure 16. However, with external sync detection circuitry it will detect a tri-bit type servo pattern also shown in Figure 16. The DP8468B provides two buffered low impedance voltage outputs which represent the peak detected level of each servo burst. These voltages are suitable for digitizing by an analog to digital converter, as would typically be done in a system that utilizes stepper motors for head positioning. The DP8468B also provides a low impedance output that represents the difference voltage, centered about an external reference voltage, between the two servo channels. This voltage is useful in servo systems using a linear voice coil for head positioning.

The Disk Pulse Detector + Servo is fabricated using an advanced oxide isolated Schottky process, and has been designed to function with data rates up to 15 Megabits/second. The DP8468B is available in a surface mount 28-pin plastic chip carrier package. Normally, it will be fitted in the

disk drive, and its output may be directly connected to any of National's Data Separators or Synchronizers.

Features

- Wide input signal amplitude range—from 20 mVpp to 660 mVpp differential
- Data rates up to 15 Megabits/sec 1/2(2,7) code
- On-chip differential gain controlled amplifier, differentiator, comparator gating circuitry, and output pulse generator
- Input capacitively coupled directly from the disk head read/write amplifier
- Adjustable comparator hysteresis
- Dynamic hysteresis tracks signal amplitude
- AGC and differentiator time constants set by external components
- TTL compatible digital Inputs and Outputs
- Encoded Data Output may connect directly to any of National's Data Separators or Synchronizers
- Standard drive supply: 12V ±10%, 5V ±5%
- Built in embedded servo detector
- On chip buffers provide low impedance servo output voltages
- User adjustable servo time constants
- Differentiator and time pulse outputs available as pins on special engineering parts
- Available in a surface mount 28-pin plastic chip carrier package



Absolute Maximum Ratings

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/
Distributors for availability and specifications.

Pins
Limit
Supply Voltage
9 14V

	Pins	Limit
Supply Voltage	9	14V
TTL Input Voltage	8, 17, 20, 22	5 .5 V
TTL Output Voltage	12, 11	5.5V
Input Voltage	23, 5	5 .5 V
Minimum Input Voltage	23, 5	− 0 .5 V
Differential Input		
Voltage	6-7, 4-1,	3V or $-3V$
ESD susceptibility rating is to be of	determined.	

	Limit
Storage Temperature	-65°C to 150°C
Lead Temp. (Soldering, 10 seconds)	300°C
Maximum Power Dissipation at 25°C	
Plastic Chip Carrier Package	1560 mW
(derate 12.5 mW/°C above 25°C)	

Operating Conditions

	Min	Тур	Max	Units	
Supply Voltage, (V _{CC})	10.8	12.0	13.2	٧	
Logic Supply, (V5V)	4.75	5	5.25	V	
Ambient Temperature, (T _A)	0		70	°C	

DC Electrical Characteristics Over Recommended Operating Temperature and Supply Range V_{REF} = 0.5V, Set Hysteresis = 0.3V, Read/Write = 0.3V, V_{PIN 17} = V_{PIN 20} = 2V, V_{PIN 22} = 0.3V, unless otherwise noted.

Symbol	Pins	Parameter	Conditions	Min	Тур	Max	Units
AMPLIFIER	1						
Z _{INAI}	6, 7	Amp in impedance	T _A = 25°C (Note 1)		2.0		kΩ
A _{VMIN}	28, 27	Min Voltage Gain	AC Output 4 Vpp Differential			6.0	V/V
A _{VMAX}	28, 27	Max Voltage Gain	AC Output 4 Vpp Differential	200			V/V
V _{CAGC}	14	Voltage on C _{AGC}	$A_V = 6.0$ $A_V = 200$		4.5 3.7		V V
CHANNEL	•						
Z _{INCI}	4, 1	Channel Input Impedance	T _A = 25°C (Note 1)		2.5		kΩ
I _{CAGC}	14	Pin 14 Current which Charges C _{AGC}	$V_{PIN 14} = 3.9V$ $ V_{PIN 4} - V_{PIN 1} = 1.3V$		-5		mA
I _{CAGC+}	14	Pin 14 Current which Discharges C _{AGC}	$V_{PIN 14} = 5V$ $ V_{PIN 4} - V_{PIN 1} = 0.7V$		1		μΑ
I _{VREF}	5	V _{REF} Input Bias Current			-20		μΑ
V _{THAGC}	4, 1 5, 14	AGC Threshold	(Note 2), V _{PIN 14} = 4.2V		1.0		٧
I _{SH}	23	Set Hysteresis Input Bias Current			-60		μΑ
V _{THSH}	4, 1 23, 11	Set Hysteresis Threshold	(Note 3)		0.6		٧
I _{Cd}	2, 3	Current into Pin 2 and 3 that Discharges C _d			1.8		mA
WRITE MO	DE						
Ż _{INAI}	6, 7	Amp In Impedance in Write Mode	V _{PIN 8} = 2.0V		68		Ω
I _{CAGC}	14	Pin 14 Current in Write Mode	$V_{PIN 8} = 2.0V$ $V_{PIN 14} = 3.9V$ $ V_{PIN 4} - V_{PIN 1} = 2.6V$		1		μΑ

DC Electrical Characteristics Over Recommended Operating Temperature and Supply Range V_{REF} = 0.5V, Set Hysteresis = 0.3V, Read/Write = 0.3V, V_{PIN 17} = V_{PIN 22} = 0.3V, unless otherwise noted. (Continued)

Symbol	Pins	Parameter	Conditions	Min	Тур	Max	Unite
DIGITAL F	PINS						
V _{IH}	8, 17, 20, 22	High Level Input Voltage		2			٧
V _{IL}	8, 17, 20, 22	Low Level Input Voltage				0.8	٧
V _I	8, 17, 20, 22	Input Clamp Voltage	$V_{5V} = Min, I_1 = -18 \text{ mA}$			-1.5	٧
hн	8, 17, 20, 22	High Level Input Current	$V_{5V} = Max, V_1 = 2.7V$			20	μΑ
11	8, 17, 20, 22	Input Current at Maximum Input Voltage	$V_{5V} = Max, V_1 = 5.5V$			1	mA
I _{IL}	8, 17, 20, 22	Low Level Input Current	$V_{5V} = Max, V_I = 0.5V$			-200	μΑ
V _{OH}	12	High Level Output Voltage	V _{5V} = Min, I _{OH} = −40 μA (Note 4)	2.7			V
V _{OL}	12	Low Level Output Voltage	$V_{5V} = Min,$ $I_{OL} = 800 \mu A \text{ (Note 4)}$			0.5	٧
l _{LH}	11	High Level Output Leakage Current	V _{Pin} 11 = 5.5V Measure Current into Pin 11			10	μΑ
V _{OL}	11	Low Level Output Voltage	I _{PIN} 11 = 5 mA			0.5	V
los	12	Output Short Circuit Current	V _{5V} = Max, V _O = 0V			-100	mA
SERVO C	HANNEL						
Z _{DIS}	18, 19	Discharge Impedence	V _{PIN} = 2V Force 3V on Pins 18 or 19.		1.5		kΩ
V _{BOQ}	15, 16	Buffer Quiescent Output Level	V _{PIN 17, 20, 22} = 0.3V V _{CI} = 0V, V _{PIN 21} = 5V Pull 0 mA from Pins 15 and 16.		1.26		٧
AvQ	15, 16	Quiescent Output Level Gain to Pin 21	V _{PIN 17, 20, 22} = 0.3V		0.226		V/\
V _{PDOQ}	24	Peak Detector Quiescent Output Level	V _{PIN 21} = 5V, V _{Cl} = 0V, Pull 200 μA from Pin 24		0.45		٧
I <u>L</u>	18, 19	Gated Off Leakage Current	V _{PIN 22} = 0.3V V _{PIN 20} = V _{PIN 17} = 2V Force 6.6V on Pin 18 or Pin 19		0.2		μΑ
V _{OSBO}	16, 15	Buffer Output Offset Voltage For V _{Cl} = 1V _{pk-pk}	V _{PIN 17, 20, 22} = 0.3V V _{PIN 1} = 4.25V		±3		m۱
V _{OSSYS}	25, 21	System Output Offset Voltage For V _{Cl} = 1V _{pk-pk}	VPIN 17, 20, 22 = 0.3V VPIN1 = 4.25V, VPIN4 = 3.75V Pull 0 mA from Pin 25 VOSSYS = VPIN 25 - VPIN 21			m\	
Av _{DA} _{2V}	25, 21	Difference Amplifier Gain, 2V Differential Input	$V_{PIN 17, 20} = 2V$ $V_{PIN 22} = 0.3V$ $V_{PIN 19} = 5.4V, V_{PIN 18} = 3.4V$ $AV_{DA} = \frac{V_{PIN 21} - V_{PIN 25}}{V_{PIN 19} - V_{PIN 18}}$ 0.5			V/	
Av _{DA} 1V	25, 21	Difference Amplifier Gain, 1V Differential Input	$V_{PIN 17, 20} = 4V \\ V_{PIN 22} = 0.3V \\ V_{PIN 19} = 4.9V, V_{PIN 18} = 3.9V \\ AV_{DA} = \frac{V_{PIN 21} - V_{PIN 25}}{V_{PIN 19} - V_{PIN 18}}$		0.5		۷/

DC Electrical Characteristics Over Recommended Operating Temperature and Supply Range $V_{REF} = 0.5V$, Set Hysteresis = 0.3V, Read/Write = 0.3V, $V_{PIN 17} = V_{PIN 22} = 0.3V$, unless otherwise noted. (Continued)

Symbol	Pins	Parameter	Conditions	Min	Тур	Max	Units
SERVO CH	ANNEL (Continued)					
GL _{DA}	25	Difference Amplifier Gain Linearity	$GL_{DA} = \left \frac{Av_{da}}{Av_{da}} \right _{1V} - 1 \times 100$		0.5		%
Z _{PDO} Source	24	Peak Detector Out Output Impedence	$\begin{array}{c} \text{Vp_{IN 17, 20, 22} = 0.3V, V}_{\text{Cl}} = \text{1V} \\ \text{Measure V}_{\text{PIN 24}} \text{ with 200 } \mu\text{A and 3 mA Pulled} \\ \text{out of the Pin.} \\ \text{Source} = \frac{ \text{change in V}_{\text{PIN 24}} }{3 \text{ mA} - 0.2 \text{ mA}} \end{array}$		270		Ω
Av _{gd} _{2V}	15, 16	Gated Detector Gain For V _{Cl} = 2V _{pk-pk}	$\begin{array}{c} \text{VPIN 22, 20, 17} = 0.3\text{V} \\ \text{VPIN1} = 4.5\text{V, VPIN4} = 3.5\text{V} \\ \text{AV}_{gd} = \frac{\text{VPIN 15 or 16} - \text{V}_{BO_Q}}{\text{VCI}} \end{array}$		1.75		V/V
Av _{gd} _{1V}	15, 16	Gated Detector Gain For V _{Cl} = 1V _{pk-pk}	$\begin{array}{c} \text{Vp_{IN}}_{22,20,17} = 0.3\text{V} \\ \text{Vp_{IN}}_{1} = 4.25\text{V}, \text{Vp_{IN4}} = 3.75\text{V} \\ \text{Av}_{gd} = \frac{\text{Vp_{IN}}_{15} \text{ or } 16 - \text{V}_{BO_{Q}}}{\text{V}_{Cl}} \end{array}$		2		V/V
AV _{PDO} _{2V}	24	Peak Detector Output Voltage Gain For V _{Cl} = 2V _{pk-pk}	$V_{PIN} = 4.5V, V_{PIN4} = 3.5V$ $Av_{PDO} = \frac{V_{PIN 24} pk - pk}{V_{CI}}$		1.9		V/V
AV _{PDO} _{1V}	24	Peak Detector Output Voltage Gain For V _{CI} = 1V _{pk-pk}	$V_{PIN} = 4.25V, V_{PIN4} = 3.75V$ $Av_{PDO} = \frac{V_{PIN 24_{AC}}}{V_{CI}}$		2.0		V/V
GL _{gd}	15, 16	Gated Detector Gain Linearity	$Gl_{gd} = \frac{ \begin{vmatrix} V_{PIN 16} - V_{PIN 15} _{eighth} \\ \hline{ V_{PIN 16} - V_{PIN 15} _{quarter}} - 0.5 \\ \hline{ V_{PIN 16} - V_{PIN 15} _{eighth}} = (Note 5) \\ V_{PIN 16} - V_{PIN 15} _{quarter} = (Note 6) \end{vmatrix}$		±0.5		%
lcc	9	V _{CC} Supply Current	V _{CC} = Max		41		mA
I _{5V}	21	5V Supply Current	V _{5V} = Max		7		mA

AC Electrical Characteristics Over Recommended Operating Temperature and Supply Range Refer to AC Test Setup. f = 2.5 MHz unless otherwise indicated.

Symbol	Pins	Parameter	Conditions	Min	Тур	Max	Units
^t charge	15, 16	Gated Detector Charge Time	$V_{Cl}=2V$ pk-pk, $V_{PlN,22}=0.3V$, S1 & S2 = Closed. With LP1 and LP2 discharged, measure the time from Pin 17 or 20 going from 2V to 0.3V, to V_{b04} or V_{b02} respectively, reaching 90% of their final value.		11		μs
^t discharge	15, 16	Gated Detector Discharge Time	$V_{CI}=2$ V, pk-pk,S1 & S2 = Closed. With LP1 charged, measure the time from Pin 22 going from 0.3V to 2V, to the voltage at V_{bo_1} or V_{bo_2} reaching 90% of their final value.		56		μs
^t on	18, 19	Gated Detector Turn On Time	V _{CI} = 1V DC, V _{PIN 22} = 0.3V, S1 & S2 = Open. With LP1 discharged, measure the time from Pin 17 going from 2V to 0.3V, to the voltage on Pin 18 increasing 0.1V Do a similar measurement with LP2, Pin 20 and Pin 19.		8		ns

AC Electrical Characteristics Over Recommended Operating Temperature and Supply Range Refer to AC

Test Setup. f = 2.5 MHz unless otherwise indicated. (Continued)

Symbol	Pins	Parameter	Conditions	Min	Тур	Max	Units
^t OFF	18, 19 Gated Detector Turn Off Time V _{CI} = 1V DC, V _{PIN 22} = 2V, S1 & S2 = Open. Measure the time from Pin 17 going from 0.3V to 2V, to the voltage on Pin 18 decreasing by 0.1V. Do a similar measurement with		S1 & S2 = Open. Measure the time from Pin 17 going from 0.3V to 2V, to the voltage on Pin 18 decreasing by 0.1V.		10		ns
DP8468B-2 t _{PP}	12	Pulse Pairing	$f = 2.5$ MHz and $f = 3.33$ MHz $V_{AI} = 60$ mVpp differential.			±3	ns
DP8468B-3 t _{PP}	12	Pulse Pairing	f = 2.5 MHz and f = 3.33 MHz V _{Al} = 60 mVpp differential.			±5	ns

Note 1: The temperature coefficient of the input impedance is typically 0.05% per degree C.

Note 2: The AGC Threshold is defined as the voltage across the Channel Input (pins 4 and 1) when the voltage on CAGC (pin 14) is 4.2V.

Note 3: The Set Hysteresis Threshold is defined as the minimum differential AC signal across the Channel Input (pins 4 and 1) which causes the voltage on the Channel Alignment Output (pin 11) to change state.


Note 4: To prevent inductive coupling from the digital outputs to Amp In, the TTL outputs should not drive more than one ALS TTL load each. Pin 11 is an open collector output which is tested with an external 1k pullup resistor to the 5V supply.

Note 5: $|V_{P|N}|_{16} - V_{P|N}|_{15}|_{eighth} =$ The difference in the buffer output voltages with the channel input level set to simulate the read head mispositioned by one eighth of a track, This is done by setting $V_{C|} = 1.25V$ and measuring $V_{P|N}|_{15}$ then set $V_{C|} = 0.75V$ and measure $V_{P|N}|_{16}$. The absolute value of the difference between Pins 15 and 16 is the quantity of interest. The part is also tested with Pin 16 measured at a $V_{C|} = 1.25V$ and Pin 15 measured with $V_{C|} = 0.75V$.

 $V_{PIN 17} = V_{PIN 18} = 0.3V$


Note 6: $|V_{PIN 16} - V_{PIN 15}|_{quarter} =$ The difference in the buffer output voltages with the channel input level set to simulate the read head mispositioned by one quarter of a track, This is done by setting $V_{Cl} = 1.5V$ and measuring $V_{PIN 15}$ then set $V_{Cl} = 0.5V$ and measure $V_{PIN 16}$. The absolute value of the difference between Pins 15 and 16 is the quantity of interest. The part is also tested with Pin 16 measured at a $V_{Cl} = 1.5V$ and Pin 15 measured with $V_{Cl} = 0.5V$.

 $V_{PIN 17} = V_{PIN 18} = 0.3V$



AC Test Set Up (Continued)

The channel filter is a 3 pole Bessel with the corner frequency at 7.5 MHz which is similar to filters used in 10 Mbits/sec 2.7 drives



TL/F/8828-3

Pulse Pairing Measurement

Connect a scope probe to pin 12 (Encoded Data Out) and trigger off its positive edge. Adjust the trigger holdoff so the scope first triggers off the pulse associated with the positive peak and then off the pulse associated with the negative peak (as shown in the scope photo below). Pulse pairing is displayed on the second pair of pulses on the display. If the second pulses are separated by 2 ns, then the pulse pairing for this part is ± 1 ns.

Chip Operation


The output from the read/write amplifier is AC coupled to the Amp Input of the DP8468B. The amplifier's output voltage is fed back via an external filter to an internal fullwave rectifier and compared against the external voltage on the VREF pin. The AGC circuit adjusts the gain of the amplifier to make the peak to peak differential voltage on the Gate Channel Input four times the DC voltage on VREF. Typically the signal on Amp Out will be set for 4 Vpp differential. Since the filter usually has a 6 dB loss, the signal on the Gate Channel Input will be 2 Vpp differential. The user should therefore set 0.5V on VREF which can be done with a simple voltage divider from the $\pm 12V$ supply.

The peak detection is performed by feeding the output of the Amplifier through an external filter to the differentiator. The differentiator output changes state when the input pulse changes direction, generally this will be at the peaks. However, if the signal exhibits shouldering (the tendency to return to the baseline), the differentiator will also respond to noise near the baseline. To avoid this problem, the signal is also fed to a gating channel which is used to define a level either side of the baseline. This gating channel is comprised of a differential comparator with hysteresis and a D flip-flop. The hysteresis for this comparator is externally set via the Set Hysteresis pin. In order to have data out, the input amplitude must first cross the hysteresis level which will change the logic level on the D input of the flip-flop. The peak of the input signal will generate a pulse out of the differentiator and bi-directional one shot. This pulse will clock the new data at the D input through to the output. In this way, when the differentiator is responding to noise at the baseline, the output of the D flop is not changing since the logic level into the D input has not changed. The comparator circuitry is therefore a gating channel which prevents any noise near the baseline from contaminating the data. The amount of hysteresis is twice the DC voltage on the Set Hysteresis pin. For instance, if the voltage on the Set Hysteresis pin is 0.3V, the differential AC signal across the Gate Channel Input must be larger than 0.6V before the output of the comparator will change states. In this case, the hysteresis is 30% of a 2V peak to peak differential signal at the gate channel input.

The signal at the Channel Input pins #1 and #4 is amplified and fed to a full wave rectifier. This full wave rectified signal is then presented to the inputs of two separately gated detectors which, when gated on, will generate a DC voltage level proportionate to the peak level of the full wave rectified signal. When recovering embedded servo information each channel is independently gated, thereby detecting a signal whose amplitude represents the relative positioning of the read head. The difference of the DC voltages from the gated detectors is the head positioning information. The DC voltages appear across external RC networks connected to pins 18 and 19. The output buffers level shift these DC voltages which then appear at the low impedance output pins 15 and 16. The voltages at these pins are differenced and appear at the low impedance output pin 25 centered about the external reference voltage applied to pin 21.

Connection Diagram

Plastic Chip Carrier (PCC) Package



"AVAILABLE AS ENGINEERING SAMPLES ONLY.

TL/F/8828-4

Plastic Chip Carrier (V)
Order Number DP8468BV
See NS Package Number V28A

Pin Definitions

Pin # POWER	Name SUPPLY	Function
9	v_{cc}	The supply is $\pm 12V \pm 10\%$.
21	V5V	Supplies internal chip logic and provides a reference voltage for the zero level of the difference amplifier output on pin 25. Supply tolerance is 5V ±5%.

Pin I	Definition Name	NS (Continued) Function	Pin #	Name	Function			
	Name R SUPPLY (C	ontinued)		L SIGNALS				
26	Analog Ground	Analog signals should be referenced to this pin.	11	Channel Alignment Output	This is the buffered, open collector, output of the differential comparator with hysteresis.			
13	Digital Ground	Digital signals should be referenced to this pin.	12	Encoded Data Out	This is the standard TTL output whose leading edge indicates the time			
ANALO	OG SIGNALS Amp. in +	These are the differential inputs to the		Sam Out	position of the peaks.			
7	Amp. in –	Amplifier. The output of the read/write head amplifier should be capacitively coupled to these pins.	17 20	Gate 1 Gate 2	These inputs accept TTL levels. When a low level is present the embedded servo signal is allowed to charge the			
28 27	Amp. out + Amp. out -	These are the differential outputs of the Amplifier. These outputs should be capacitively coupled to the channel filter.			RC network at pins 18 and 19 respectively. A high level will force a hold condition of the DC voltage across the RC network and will also			
4	Channel Inputs	These are the differential inputs to the time, gating and servo channels. These inputs must be capacitively coupled to the channel filter at the amp. outputs.	22	Discharge	disable the servo channel. This input accepts a TTL level. A high level connects a 1.5k internal resistor to ground on pins 18 and 19.			
2 3	C _d +	The external differentiator network is connected between these two pins.	On an e	engineering l	Basis only, the Differentiator Output and			
23	Set Hysteresis	The DC voltage on this pin sets the amount of hysteresis on the differential comparator.	ferred brought put pins	to from now tout as pins s will not be	me channel bi-directional one shot (re- w on as 'Time Pulse Output') will be . The Differentiator and Time Pulse Out- available on production parts. They are			
24	PDO	This is a Peak Detector Output signal that is used in conjunction with the set hysteresis pin 23 to provide a dynamic hysteresis function.	only ava In order two oth follows:	ailable by sp r to bring ou er pins. The :	pecial request on an engineering basis. It these pins it is necessary to eliminate pin trade off and operation details are as			
5	V _{REF}	The AGC circuit adjusts the gain of the gain controlled amplifier to make the differential peak to peak voltage at the Channel Inputs equal to four times the DC voltage on this pin.	Outp ered serie is sl	 The Differentiator Output replaces the Peak Detector Output (PDO), pin 24. The Differentiator Output is buffered by an emitter follower which has a 3k resistor is series with the emitter connected to the output pin. This is shown in Figure 12. An external resistor to ground 				
14	C _{AGC}	The external capacitor for the AGC is connected between this pin and Analog Ground.	emit sisto	tter follower. or and the ex	ted to this pin in order to bias the output ${\sf The}$ combination of the 3 ${\sf K}\Omega$ output resternal resistor pull down, form a voltage nuates the level of the differentiator out-			
18 19	LP1 LP2	The peak detected servo signal voltage appears across the RC networks connected from these pins to analog ground.	put only beca clan	vider that attenuates the level of the differentiator at signal. Please note that the differentiator signal hly be linear near the differentiator output zero cross secause the signal peaks at the differentiator output amped by the Schottky diodes across the collector.				
16 15		These low impedance pins. output the DC level at pins 18 and 19 respectively, level shifted down by two diode drops.	2. The Outpouts	Time Pulse put (D.A. O out capable	Shown in Figure 12. Output replaces the Difference Amplifier ut), pin 25. This pin is a standard TTL of driving one ALS load.			
25	D.A. Out	This low impedance pin outputs the difference in voltage between pins 16 and 15 about a zero level set by the voltage on pin 21.	THE DI The Di nation	P8464B P8468B is a with two ga	TWEEN THE DP8468B AND DP8464B type pulse detector in combited detectors which are used to detect			
DIGIT	TAL SIGNALS	- · · · · · · · · · · · · · · · · · · ·	embed	ded servo ir	nformation in a Winchester disk drive. In			
10	Set Pulse Width	An external capacitor to control the pulse width of the Encoded Data Out is connected between this pin and Digital Ground.	tional or pins or made t ences	r to fit into a 28-pin PCC package and provide the a il embedded servo detection functions, some of on the DP8464B were eliminated. Other changes ve to reduce power dissipation. A summary of the di is between the two parts is given here for the bene				
8	READ/ WRITE	If this pin is low, the Pulse Detector is in the read mode and the chip is active. When this pin goes high, the pulse detector is forced into a standby mode. This is a standard TTL input.	those v	who are fam Time Chan	niliar with the DP8464B. In and Inputs are now internally connected annel Inputs.			

Pin Definitions (Continued)

- The Time Pulse Out pin is now internally connected to the Time Pulse In pin, and not normally brought out as an output.
- The Channel Alignment Output is now open collector and requires an external pull up resistor for use.
- The internal logic is powered from an external 5V supply connected to pin 21.
- 5. The output impedance that drives C_{AGC} , pin 14, has been reduced from 700Ω to 350Ω . This allows you to double the external capacitance on this pin and still achieve the same attack time as with the DP8464B. The large capacitor allows for longer AGC hold times, which is useful during the embedded servo sectors.
- The internal leakage current from pin 14 to ground has been reduced by a factor of 5.
- 7. The combined differential input impedance of the Gate Channel and the Time Channel has been increased from 1.67 k Ω to 2.5 k Ω .
- The internal current sources on the Amp. Output pins have been eliminated. The current in the output emitter followers is now entirely set by the external pull down resistors on pins 27 and 28.
- 9. In addition to the embedded servo circuitry, a Dynamic Hysteresis function has been added. The hysteresis level can be set as before or the set hysteresis pin can be connected through an external RC network to the PDO output, pin 24, to implement the Dynamic Hysteresis function.
- 10. The gain controlled amplifier input impedance in read mode has been increased to 2 k Ω .

Application Information

GENERAL DESCRIPTION OF PULSE DETECTION

The DP8468B Disk Pulse Detector utilizes analog and digital circuitry to detect amplitude peaks of the signal received from the Read/Write Amplifier. The analog signal from a disk is a series of pulses, the peaks of which correspond to 1's or flux reversals on the magnetic media. The pulse detector must accurately determine the time position of these peaks. The peaks are indicated by the positive leading edge of a TTL compatible output pulse. This task is complicated

by variable pulse amplitudes depending on the media type, head position, head type and read/write amplifier circuit gain. Additionally, as the bit density on the disk increases, the amplitude decreases and significant bit interaction occurs resulting in pulse distortion and shifting of the peaks.

The graph in Figure 2 shows how the pulse amplitude varies with the number of flux reversals per inch (or recording density) for a given head disk system. The predominant disk applications are associated with the first two regions on this graph, Regions 1 and 2. Typical waveforms received by the pulse detector for these regions are shown next to the graph.


Region 1 is the high resolution area characterized by a large spread between flux reversals and a definite return to baseline (no signal) between these peaks. Pulses of this type are predominantly found in drives which use either thin film heads or plated media, or in drives which utilize run length limited codes (like the 2,7 code) which spread the distance between flux reversals.

A Region 2 waveform will vary from a tendency to return to the baseline (called shouldering) to almost sinusoidal at the higher frequencies. These pulses come from drives which use limited frequency codes (such as MFM). The pulses may contain shouldering on the outer tracks of the disk and be nearly sinusoidal on the inner tracks since the flux density increases towards the inner track.

Detecting pulse peaks of waveforms of such variable characteristics requires a means of separating both noise and shouldering-caused errors from the true peaks. In the past, mild shoulder-caused errors were blocked by self-gating circuits (such as the "de-snaker"). These circuits fail when shouldering is extensive, hence the need for the DP8468B which includes a peak sensing circuit and an amplitude sensitive gating channel in parallel.

The main circuit blocks of the DP8468B are shown in Figure 1. The output from the read/write amplifier is fed directly to the Amp Input of the DP8468B. This is the input of a Gain Controlled Amplifier. The amplifier's output voltage is fed back via an external filter to an internal fullwave rectifier and compared against the external voltage on the $V_{\rm REF}$ pin. The AGC circuit adjusts the gain of the amplifier to make the peak-to-peak differential Channel input voltage four times the DC voltage on $V_{\rm REF}$.

The peak detection is performed by feeding the output of the Gain Controlled Amplifier through an external filter to



the differentiator. The differentiator output changes state when the input pulse changes direction, generally this will be at the peaks. However, if the signal exhibits shouldering (the tendency to return to the baseline) as seen in Region 1 and the upper part of Region 2, the differentiator will also respond to noise near the baseline. To avoid this, the signal is also fed to a gating channel which is used to define a level either side of the baseline. This gating channel comprises a differential comparator with hysteresis and a D flipflop. The hysteresis for this comparator is externally set via the Set Hysteresis pin. In order to have valid data out, the input amplitude must first cross the hysteresis level. This will change the logic level on the D input of the flip-flop. The peak of the input signal will generate a pulse out of the differentiator and bi-directional one shot. This pulse will clock in the new data on the D input, which will appear at the Q output. In this way, when the differentiator is responding to noise at the baseline, the output of the D flop is not changing since the logic level into the D input has not yet changed. The comparator circuitry is therefore a gating channel to prevent any noise near the baseline from contaminating the data.

The amount of hysteresis is twice the DC voltage on the Set Hysteresis pin. For instance, if the voltage on the Set Hysteresis pin is 0.3V, the differential Channel Input must be larger than 0.6V (± 0.3 V) before the output of the comparator will change states. The Encoded Data Output is designed to drive 1 standard TTL gate. The Channel Alignment output is an open collector which requires a pull up resistor, if you want to monitor this point, otherwise this pin can be left floating.

GAIN CONTROLLED AMPLIFIER

The purpose of the Gain Controlled Amplifier is to increase the differential input signal to a fixed amplitude while maintaining the exact shape of the input waveform. The Gain Controlled Amplifier is designed to accept input signals from 20 mVpp to 660 mVpp differential and amplify that signal to 4 Vpp differential. The gain is therefore from 6 to 200 and is controlled by the automatic gain control (AGC) loop. The amplifier output is actually capable of delivering typically 5 Vpp differential output but the parts are only tested and guaranteed to 4 Vpp.

The input to the Gain Controlled Amplifier is shown in Figure 3. The value of the input capacitors should be selected so that the pole formed by the coupling capacitor and the 2k bias resistor is a factor of 10 lower than the lowest signal frequency. These input bias resistors have a $\pm 20\%$ tolerance and a temperature coefficient of 0.05% per degree C. When the pulse detector is in the write mode, these bias resistors are automatically shunted by 425Ω resistors. This allows the input circuit to recover quickly from the large transients encountered during a write to read transition. The input impedance to the amplifier is therefore 2k during read operations and 350Ω during write operations.

The output of the Gain Controlled Amplifier is shown in Figure 4. The outputs are biased at (12V - (0.75 mA \times 2.4k) - 0.75V) or 9.5V. Since each output will swing \pm 1V (4 Vpp differential), each output pin will swing from 8.5V to 10.5V. If the total differential load placed on the output is 1k, (see Figure 5) then the circuit must supply 2V/1k or 2 mA. Since the output is class A, external resistors to ground must be




FIGURE 3. Input to Gain Controlled Amplifier

FIGURE 4. Output of Gain Controlled Amplifier

TL/F/8828-8

used to provide the sink current. In this case, in order to sink 2 mA at the lowest voltage and provide a 2 mA safety margin, then (8.5V/4 mA) or an external 2k resistor from each output to ground is required. The additional 2 mA margin insures that the output emitter followers never turn off. Typically the output impedance of the Gain Controlled Amplifier is $17\Omega_{\rm i}$ and the -3 dB bandwidth is greater than 20 MHz.

AUTOMATIC GAIN CONTROL (AGC)

The Automatic Gain Control holds the signal level at the Channel Input at a constant level by controlling the gain of the Gain Controlled Amplifier. This is necessary because the amplitude of the input signal will vary with track location. variations in the magnetic film, and differences in the actual recording amplitude. The Gain Controlled Amplifier is designed for a maximum 4 Vpp differential output. To prevent the Gain Controlled Amplifier from saturating, the VREE level must be set so the maximum amplifier output voltage is 4 Vpp. The AGC will force the differential peak-to-peak signal on the Channel Input to be four times the voltage applied to the V_{REF} pin. Normally some kind of filter is connected between the Gain Controlled Amplifier's output and the Channel Input. Typically this filter has a 6 dB insertion loss in its pass band. Since the AGC holds the amplitude at the Channel Input constant, this 6 dB loss through the Channel filter will cause the Gain Controlled Amplifier's output to be 6 dB larger than the Channel Input.

The AGC loop starts out in the high gain mode. When the input signal is larger than expected, the AGC loop will quickly reduce the amplifier gain so the peak-to-peak differential voltage on the Channel Input remains four times the voltage on V_{RFF}. If the input amplitude suddenly drops, the AGC loop will slowly increase the amplifier gain until the differential peak-to-peak Channel Input voltage again reaches four times V_{RFF}. The AGC loop requires several peaks to react to an increased input signal. In order to recover the exact peak timing during this transition, the VOUT level must be set somewhat lower than the maximum of 4 Vpp. For instance, if the V_{REF} is 0.5V, and if the loss in the channel filter is 6 dB, then the Amp Output is 4 Vpp. If the Amp Input suddenly increases 30%, the amplifier may saturate and the timing for a few peaks may be disturbed until the AGC reduces the amplifier gain. If the peak detection is critical during this time, the system may fail. The proper operation, for this example, is to set the V_{REF} at 0.35V so the amplifier will not saturate if the input suddenly increases 30%.

A simplified circuit of the AGC block is shown in *Figure 6*. When the full wave rectified signal from the Channel Input is greater than $V_{\rm REF}$, the voltage on the collector of transistor T1 will increase and charge up the external capacitor $C_{\rm AGC}$ through T2. The typical available charging current is 2.5 mA. Conversely, if this input is less than $V_{\rm REF}$, transistor T2 will be off, so the capacitor $C_{\rm AGC}$ will be discharged by the base current going into the Darlington T3 and T4. This discharge

TL/F/8828-9




FIGURE 5. Output Stage with 1k Differential Load




FIGURE 6. Simplified AGC Circuit

TL/F/B828-10

current is approximately 1 μ A. The voltage across C_{AGC} controls the gain of the Gain Controlled Amplifier. This voltage will vary from typically 3.4V at the highest gain to 4.5V at the lowest gain.

When the AGC circuit has not received an input signal for a long time, the base current of the Darlington will discharge the external C_{AGC} to 3.4V. The amplifier will now be at its highest gain. When a large signal comes in, the external C_{AGC} will be charged up with 5 mA from T2 thereby reducing the gain of the amplifier. The formula, $I=C\times (dV/dt)$ can be used to calculate the time required for the amplifier to go from a gain of 200 to a gain of 6. For instance, if $C_{AGC}=0.01~\mu F$, the charging current I is 5 mA, and the dV required for the amplifier to go through its gain range is 1.1V, then

$$dt = (0.01 \, \mu F \times 1.1 \text{V})/(5 \, \text{mA}) \text{ or } 2.3 \, \mu \text{s}.$$

In reality, the gain does not change this quickly since the C_{AGC} would only be charging during a portion of the input waveform.

By using the same argument, the time required to increase the amplifier gain after the input has been suddenly reduced can be calculated. This time, the discharging current is only 1 μ A so


dt =
$$(0.01 \,\mu\text{F} \times 1.1\text{V})/1 \,\mu\text{A})$$
 or 11 ms.

This time can be decreased by placing an external resistor across the CAGC. For instance, if a 100k resistor is placed in parallel with CAGC, then the discharge current is 40 μA . The time required to increase the amplifier gain is now 40 times faster or 275 μs . If this external resistor is made even smaller, say 10k, then the discharge time will go to 27.5 μs . Now however, there is another problem introduced. The response time of the AGC is so fast that it distorts the signal at the output of the Gain Controlled Amplifier. Distortion of the signal at the Amplifier Output can affect the time position of the peaks of this signal. Be sure to check this distortion over the range of input levels you expect to encounter, when choosing the external R and C values for the AGC.

If the value of the bleed resistor across the CAGC is decreased (in order to equalize the AGC attack and decay times) the value of CAGC must be increased in order to maintain an AGC response that does not distort the signal. There is a second order effect on the amplitude that results from this attack and decay time equalization. Referring to Figure 1, notice that the AGC is driven from a full wave rectified version of the Channel Input signal. When the AGC is operated normally (ie. fast attack and slow decay) the voltage that appears across CAGC is the peak detected value of this full wave rectified waveform. However, if you equalize the AGC attack and decay times the voltage across CAGC is the RMS voltage (0.707 times the peak) of the full wave rectified waveform. Thus, the voltage across CAGC is less and the amplitude out of the Gain Controlled Amplifier will consequently be 1.4 times larger.

It is possible to externally drive the C_{AGC} pin to control the gain of the amplifier. When properly filtered, the peak detector output, Pin 24, can be used in this regard. It must be noted that the gain of the amplifier is not always exactly 200 when the voltage on C_{AGC} is 3.4V. The transfer curve between the gain of the amplifier and the voltage on C_{AGC} is only approximate. This transfer curve will vary between parts and with temperature. Care should be taken to prevent the voltage on the C_{AGC} pin from going below ground

or above 5.5V. *Figure 7* shows a typical curve of the Gain Controlled Amplifier Gain vs. the voltage across C_{AGC} (Vpin 14.)



TL/F/8828-11

FIGURE 7. Gain Controlled Amplifier Gain vs. Vpin 14


It is possible to change the time constant of the AGC circuit by switching in different external components at the desired times. For instance, as shown in $Figure \ \theta$, an external open collector TTL gate and resistor can be added in parallel with CAGC to decrease the AGC response time. Similarly, an external capacitor could be switched in to increase the response time. Since in the absence of an external resistor the discharge time of CAGC is much longer than the attack time there may be some applications where it is desirable to switch in a parallel resistor to quickly discharge C_{AGC} then switch it out to force a quick attack. Because of the quick attack time, the AGC obtains the proper level quicker than it would had C_{AGC} simply been allowed to discharge to the new level.

There are some applications where it is desirable to hold the AGC level for a period of time. This can be done by raising the READ/WRITE pin. This will shut off the input circuitry, and it will take time (about 2.5 μ s) for the circuit to recover when going back into the read mode.

The AGC must be disabled during the servo sector. This is necessary in order to insure that the AGC does not respond to the servo signal and adjust the signal amplitude to the AGC threshold. The method of raising the READ/WRITE pin voltage high will not work in this instance as the servo circuitry uses the input amplifier.

Figure 9 shows a method to hold the AGC level while remaining in the read mode (which could be used in embedded servo applications). If the voltage on $V_{\rm REF}$ is raised above 2V, then the amplifier output voltage cannot get large enough to turn on the circuitry to charge up $C_{\rm AGC}$. For this to work properly, there cannot be a large discharge current path (resistor in parallel with $C_{\rm AGC}$) across $C_{\rm AGC}$. The scheme, as shown in $Figure~\theta,$ removes the parallel resistor when the gate output is high.

The AGC block can be bypassed altogether by connecting $V_{\mbox{\scriptsize REF}}$ to 3V. In this way, the user can use his own AGC circuit to drive the $C_{\mbox{\scriptsize AGC}}$ pin directly.



TL/F/8828-12

FIGURE 8. Circuit to Decrease AGC Response Time




FIGURE 9. AGC Hold Circuit

READ/WRITE

In the normal read mode, the signal from the read/write head amplifier is in the range of 20 mVpp to 660 mVpp. However, when data is being written to the disk, the signal coming into the analog input of the pulse detector will be on the order of 600 mV. Such a large signal will disturb the AGC level and would probably saturate the amplifier. In addition, if a different read/write amplifier is selected, there will be a transient introduced because the offset of the preamplifiers are not matched. A READ/WRITE input pin has been provided to minimize these effects to the pulse detector. This is a standard TTL input.

When the READ/WRITE pin is low, the pulse detector is in the read mode. When the READ/WRITE pin is taken high, three things happen. First, the 1k resistors across the AMP IN pins are shunted by 425Ω resistors, as described previously in the Gain Controlled Amplifier section. Next, the amplifier is squelched so there is no signal on the Amp Output. Finally, the previous AGC level is held. This AGC hold function is accomplished by not allowing any current to charge up the external C_{AGC} . The voltage across this capacitor will slowly reduce due to the bias current into the Darlington (see $Figure\ 6$) or through any resistor placed in parallel with C_{AGC} . Therefore, as described in the Automatic Gain Control section, the gain of the amplifier will slowly increase. All of these three events happen simultaneously.

When the $\overline{\text{READ}}/\text{WRITE}$ input is returned low, the pulse detector will go back to the read mode in a specific sequence. First of all, the input impedance at the Amp In is returned to 1k. Then, after approximately 1 μ s, the Gain Controlled Amplifier is taken out of the squelch mode, and finally approximately 1 μ s after that, the AGC circuit is turned back on. This return to the read mode is designed to minimize analog transients in order to provide stable operation after 2.5 μ s. It is very important that the analog input be stable before the chip is returned to the read mode. It is recommended that other than when writing, the Pulse Detector be in the read mode at all times in order to prevent the 2.5 μ s delay from slowing up the system. The $\overline{\text{READ}}/\text{WRITE}$ pin may be connected to the Write Gate output of a controller (such as the DP8466 Disk Data Controller).

CHANNEL FILTER


The peak detection is performed by feeding the output of the Gain Controlled Amplifier through an external filter to the differentiator. The differentiator output changes state when the input pulse changes direction, generally this will be at the peaks. The differentiator can also respond to noise near the baseline, in which case the comparator gating channel will inhibit the output. The purpose of the external filter is to bandwidth limit the incoming signal for noise considerations. Care must be used in the design of this filter to ensure the delay is not a function of frequency. For this reason, a high order Bessel filter with its constant group delay characteristics can be used in this application. Often, this filter must be specifically designed to correct errors introduced by the non-ideal phase characteristics of the input read head. The typcial -3 dB point for this filter is around 1.5 times the highest recorded frequency. The design of this filter is complex and will not be discussed here. However, the following discussion does give a feel for some of the considerations involved in the filter design. The reader is referred to reference #3 listed at the end of the Applications Notes for further filter design information.

Figure 10 shows a typical Region 1 waveform where there is no bit interaction. This waveform is primarily the sum of the fundamental frequency and its 3rd harmonic (higher odd harmonics are present when there is more shouldering).

If the filter is to preserve this wave shape (this would be the case if no read/write head phase compensation were necessary) then the phase relationship between the fundamental frequency and its harmonics must not be altered. Figure 11 shows the output when the 3rd harmonic has the proper magnitude, but the phase relationship is not maintained. The result is that the output waveform is not the same shape as the input (in a severe case it may be almost unrecognizable) and the time position of the peaks has been altered.

One electrical parameter which describes how well a filter will preserve a wave shape is called group delay. Group delay is defined as the change in phase divided by the change in frequency. If the group delay is constant over the frequencies of interest, then the wave shape will be maintained. An MFM coded signal will contain three basic frequency components for the various digital patterns of data. For instance, a 10 Megabit/sec MFM signal will consist of analog frequencies of 2.5 MHz, 3.33 MHz and 5 MHz. On the outer track the bit density is the lowest and the 5 and 3.33 MHz signals will look sinusoidal while the 2.5 MHz signal will have a tendency to return to the baseline. This returning to the baseline is called shouldering and is illustrated in Figure 10. Since this shouldering is rich in 3rd harmonicthe 2.5 MHz signal will have a strong 7.5 MHz component. The 10 Megabit/sec MFM signal will therefore have 2.5 MHz, 3.33 MHz, 5 MHz, and 7.5 MHz components which must be filtered with constant group delay in order to reproduce the original waveform. For example, if the phase shift through the filter at 2.5 MHz is 33.3°, then at 3.33 MHz the phase shift must be 44.3°, at 5 MHz-66.6°, and at

7.5 MHz—99.9°. The group delay $\frac{30}{dt}$ for this case is 13.32°/MHz. This can be better interpreted as a time delay. 33.3° of a 2.5 MHz signal is equivalent to (33.3/360) \times (1/2.5 MHz) or 37 ns. Similarly, 66.6° on a 5 MHz signal is (66.6/360) \times (1/5 MHz) = 37 ns.



TL/F/8828-14

FIGURE 10. Typical Region 1 Waveform



TL/F/8828-15

FIGURE 11. Region 1 Waveform with the Incorrect Phase Relationship

The third order Bessel Filter as shown in the 10 Mbit/sec. pulse pairing measurement board on the data sheet is designed for a constant group delay and a -3 dB point of 7.5 MHz. At this frequency the delay through the filter is 35 ns. The Gain Controlled Amplifier of the DP8468 is designed for a group delay of a 7.8 ns for frequencies up to 7.5 MHz. The 7.8 ns delay in the Gain Controlled Amplifier and the 37 ns delay in the Bessel Filter do not introduce any timing error, only a delay of 44.3 ns from the Amp Input to the output of the filter.

DIFFERENTIATOR

A simplified circuit of the first stage of the differentiator is shown in Figure 12. The voltages at V3 and V4 are simply two diodes down from V1 and V2. Therefore the voltage across the external differentiator network (C_d in series with R_d) is the differential input voltage V1 - V2. When R_d is

zero, the current through C_d is $I=C\times (dV/dt)$ or $C_d\times (dV_{IN}/dt)$. The Q2 collector current is the sum of the 1.8 mA current source plus the current through C_d or

1.8 mA +
$$C_d \times (dV_{IN}/dt)$$
.

Similarly, the Q3 collector current is

1.8 mA
$$- C_d \times (dV_{IN}/dt)$$
.

Therefore, the differentiator output voltage, V5 - V6, is

$$1.5k \times 2 \times C_d \times (dV_{1N}/dt)$$
.

The input is at a peak when V5 - V6 = 0V.

The differentiator network (C_d and R_d) should be selected so the maximum current into the differentiator network is not greater than the minimum current of 11 and 12 over temperature. In the electrical specifications, the minimum current is specified for 1.4 mA (I_{Cd} Current into Pin 1 and 24 that discharges C_d). For example, the highest analog frequency in a 10 Megabit/sec, MFM signal is 5 MHz. Since the AGC loop has forced the input to the differentiator to 2 Vpp (which includes the 6 dB loss of the filter), then the voltage across the capacitor (assuming R_d is 0) is:

$$V_{IN} = 1 \times \sin(2 \times \pi \times 5E6 \times t)$$

and

$$dV_{IN}/dt = 1 \times 2 \times \pi \times 5E6 \times \cos(2 \times \pi \times 5E6 \times t)$$
 and the maximum slope is

$$(dV_{IN}/dt)$$
max = 1 × 2 × π × 5E6 = 314E5 V/sec.

For this example, C_d can now be calculated. Since $I=C\times (dV/dt)$, then for I=1.4 mA, dV/dt=314E5, then the maximum C_d must equal 45 pF. From this example, a following simple design equation for the value of C_d can be derived.

$$C_d = 445/(V_{IN} \times f_{max})$$

where

 C_d is the maximum external differentiator capacitor in pF V_{IN} is the peak to peak differential Channel input voltage f_{max} is the maximum analog frequency in MHz

Note that this is the maximum value for the capacitor when the series resistor $\mathbf{R}_{\mathbf{d}}$ is zero. The value of the capacitor can




FIGURE 12. Simplified Differentiator First Stage

be increased if a series resistor is used, but the maximum current through the differentiator network must not exceed 1.4 mA. If too large a value for $C_{\rm d}$ is used, the delay through the differentiator will become dependent on frequency. This will not show up in a single frequency test such as a test for pulse pairing.

For the MFM code, the maximum analog frequency is $\frac{1}{2}$ the data rate. For the $\frac{1}{2}(2,7)$ code, the maximum analog frequency is $\frac{1}{2}$ the data rate. The above sinusoidal analysis is valid as long as the highest frequency on the outer track is nearly sinusoidal. If, however, there is significant shouldering of this signal then the value of C_d should be reduced accordingly.

The following table summarizes the value of C_d to use for a 2 V_{pp} differential signal to the channel input.

Data Rate	Code	Maximum Frequency	Cd
5 mbits/sec	MFM	2.5 MHz	90 pF
5 mbits/sec	2,7	1.6 MHz	140 pF
10 mbits/sec	MFM	5.0 MHz	45 pF
10 mbits/sec	2,7	3.3 MHz	67 pF

As noted above, the value of the capacitor can be increased if a series resistor is used, but the maximum current through the differentiator network must not exceed 1.4 mA.

A resistor is placed in series with C_d in order to bandlimit the differentiator response. This resistor also has an effect on the phase linearity of the differentiator. An ideal differentiator produces an output that is 90 degree phase shifted from the input regardless of the input frequency. The presence of the series resistor produces an output phase shift that is less than 90 degrees and changes with the input frequency. This resistor can be used to correct for frequency related phase problems encountered elsewhere in the read path.

To properly decode the information on the disk, the read channel must determine if there is a peak (or a "1") during a period of time called a detection window. The detection window for MFM and the (2,7) code is

 $1/(2 \times data bit rate)$.

This detection window must accommodate errors in many parts of the system including filters, data separator, and peak shift variations in the data pattern. The pulse pairing of the DP8468 should be included in the error budget calculation.

DIFFERENTIAL COMPARATOR WITH HYSTERESIS

The actual peak detection is done in the time channel with the differentiator. Unfortunately, the differentiator not only responds to signal peaks but also responds to noise at the baseline. In order to prevent this noise from generating false data, the signal at the output of the Gain Controlled Amplifier is also passed through a gating channel which prevents any output change before the input signal has crossed an established level. This gating channel comprises a differential comparator with hysteresis and a D flip-flop. The hysteresis for this comparator is set externally via the Set Hysteresis pin. The amount of hysteresis is twice the voltage on the Set Hysteresis pin. For instance, if the voltage on the Set Hysteresis pin is 0.3V, the differential input signal must be larger than 0.6V(±0.3V) before the output of the comparator will change states. The 0.6V hysteresis represents 30% of a typical 2V differential input signal level to the gating channel. The hysteresis level is usually set between 15% to 40% of the differential input signal.

The operation of the gating channel is shown in Figure 13. At the top is a typical Region 1 waveform which exhibits shouldering on the lowest frequency and is almost sinusoidal on the highest frequency. In this example, this waveform is fed to both the timing and the gating channel. The hysteresis level (of about 25%) has been drawn on this waveform. The second waveform is the output of the differentiator and its bi-directional one shot. While there is a positive edge pulse at each peak, there is also noise at the shoulders. This waveform is the clock for the D flip-flop.

The third waveform in Figure 13 is the output of the Comparator with Hysteresis which goes to the D input of the flip-flop. The true peaks are the first positive edges of the differentiator's bi-directional one shot output which occur after the output of the comparator has changed states. The D flip-flop will "clock" in these valid peaks to the output bi-directional one shot. Therefore, the noise pulses (due to the

TL/F/8828-17




FIGURE 13. Pulse Detector Operation for Region 1 Signals

3-39

differentiator responding to noise at the baseline) just "clock" in the old data through the flip-flop and the output does not change.

The Q output of the flip-flop drives the output bidirectional one-shot which generates the positive edges corresponding to the peaks. The width of the data pulses can be controlled by an external capacitor from the Set Pulse Width pin to ground. This pulse width can be adjusted from 20 ns to ½ the period of the highest frequency. Typical values for this capacitor are 20 pF for a 25 ns pulse width to 100 pF for a 100 ns pulse.

DYNAMIC HYSTERESIS

A dynamically changing hysteresis level (as a function of signal level at the Channel Input pins) can easily be implemented with the DP8468B. An amplified full wave rectified peak detecting output, pin 24, is made available for this function. A resistor capacitor network is connected from pin 24 to pin 23 as shown in *Figure 14*. The RC time constant determines the rate at which the hysteresis level can dynamically change as a function of the signal level out of the Gain Controlled Amplifier.

This time constant can be made to be much faster than the response time of the AGC of the Gain Controlled Amplifier. In this manner the hysteresis level can maintain a nearly constant percentage of the peak amplitude of the signal at the Channel Input Pins.

The charge time of the pin 24 capacitor, C_{PDO} , is set by the pin 24 output resistor. R_O , (approx. 270Ω) and the capacitor value. The discharge time is longer since the external bleed resistor, R_B , across the pin 24 capacitor is much larger than R_O . The charge time can be made longer by adding an external resistor in series with pin 24.

Figure 15 shows a plot of the hysteresis level obtained as a function of the peak to peak differential channel input level, pins 1 and 4, for the circuit shown in Figure 14. Note that V_{HYST} does not go to zero when there is no signal at the Channel Input. This is because pin 24 has a DC quiescent output level of approximately .8V. Consequently, a 50% reduction in the Channel Input level results in a 36% reduction in the hysteresis level in the linear region of Figure 15.





FIGURE 14. Dynamic Hysteresis Circuitry

TL/F/8828-18



Note: The circuit in Figure 14 was used to generate this curve.

FIGURE 15. Dynamic Hysteresis Operation

EMBEDDED SERVO DETECTION SCHEMES


Figure 16 shows the two types of embedded servo patterns the DP8468B is capable of detecting. By far the simplest pattern to detect and to write onto the disk, is the Burst Pattern. Two servo bursts are written on alternate half tracks on the disk surface. These bursts are each generally 10 μ s to 30 μ s in duration.

When the read head is exactly centered between the two half tracks, the amplitude of each servo burst will be equal and one half the level that would be detected had the read head been exactly centered over the servo burst. If, for example, the read head is not centered but closer to the A burst, then the detected amplitude of the A burst will be proportionately larger than the detected amplitude of the B burst. If the A and B signals are gated into separate peak detectors then the levels of the A and B burst signals are detected. Comparing the relative levels of the resulting DC voltage yields a correction term for repositioning the read/write head.

The two burst scheme is particularly easy to write on the disk surface because the A and B patterns do not overlap.

Consequently, an inexpensive servo writer can be used to lay down the servo pattern. The disadvantage of this two burst approach is that because of the physical separation of the A and B burst, an error term is introduced in the relative amplitudes when this pattern is used to detect the head position during a fast seek. For example if the head is moving across the A track in the direction of the B track, then by the time the A burst is detected the head will have moved closer to the B burst, resulting in an error term. This error term may or may not be important depending on the application.

This error term during a fast seek can be eliminated with the 'Interlaced Tri-Bit Pattern', also shown in *Figure 16*. This pattern uses accurately positioned A and B pulses written on alternate half tracks. When the read head is exactly centered between the two half tracks the recovered A and B amplitudes will be exactly equal. If, for example, the read head is positioned closer to the A half track, then the A pulse will be proportionately larger than the B pulse. Because the A and B pulses are so close together in time, a third negative going Sync pulse is required to synchronize



the gating of the A and B signals. Without the Sync pulse, there would be no way to gate the A and B pulses into the separate servo channels.

Because of the close proximity of the A and B pulses, the seek error term is eliminated. The price that is paid for this is high, however. Writing this servo pattern on the disk surface requires an expensive and very accurate servo writer. Also, external Sync detection circuitry must be added to the DP8468B. The Channel Alignment Output can be used for this purpose. Once the Sync pulse is detected then gating signals must be generated to control the Gated Detectors on the DP8468B.

GATED SERVO DETECTORS

Figure 17 is a simplified schematic of one of the gated detectors. The gated detectors require TTL gating signals which overlap the duration of the servo burst pattern. The gated detectors are basically peak detectors, but by adding a resistor in series with the peak detector capacitors, Cp1 and Cp2, filtering of the servo signal is accomplished. However, the RC time constant of this series combination should be shorter than the length of the servo burst. This allows the capacitor to fully charge up to the peak of the servo burst. Consequently, the longer the servo burst is, the longer RC time constant can be used and the less sensitive will be the Peak Detectors to noise spikes.

A separate TTL input is provided to implement the discharge of the peak detector capacitors. This discharge drains the capacitors of the charge they acquired during the previous servo sector. When discharge (pin 22) is high, approximately 1 $k\Omega$ is connected through two diodes and 1 schottky diode from the peak detector pins, 18 and 19, to ground. The discharge time will then depend on the RC time constant of the sum of the external resistor \pm 1 $k\Omega$ times the external capacitor.

The gated detectors are placed in a hold mode (i.e., gated off) when the gating pins 17 and 20 are high and pin 22 is low. In this mode a small leakage current (less than 1 μ A) will slowly discharge the peak detector capacitors.


When centered on track, the channel input signal level from the servo burst should equal 1V peak to peak differential. Thus when on track, the servo burst is half the amplitude of the channel input signal in the data field. The channel filter should not be designed to increase the amplitude of the servo signal. The DP8468B has a built in amplifier that will boost the signal level. This amplifier saturates when the channel input signal exceeds 2V peak to peak differential. All that happens if this amplifier saturates is that the recovered DC level at the buffer outputs will not linearly track the amplitude of the channel input signal.

The output of the gated detectors drive two high input impedance unity gain buffers which provide a level shifted low impedance output voltage representation of the voltage across the peak detector capacitors. A simplified schematic of one of the buffers is shown in *Figure 18*. Though the output buffers do some level shifting, they do not level shift all the way down to a ground reference. In fact the minimum output voltage from the output buffers is approximately 1.2V for Vpin21 = 5V.

This minimum output voltage is designed to be a constant percentage of the 5V input level at pin 21 independent of temperature. This minimum output level is important when calculating an error correction term using the expression (A-B)/(A+B) where A and B represent the amplitudes of the servo burst signals. Since the A and B voltages at the buffer outputs do not go to zero, an additional term, C, must be accounted for. The modified expression then becomes:

$$error = (A - B)/(A + B - 2C)$$

where C = minimum output level of each buffer.






FIGURE 18. Buffer

TL/F/8828-23

If C is not accounted for, a gain error will result. As mentioned above, C is designed to be a constant percentage of the voltage applied to pin 21, independent of temperature. Thus,

where K = a constant (approx. = 0.22).

Therefore, C will represent a constant number of bits in a system that digitizes the buffer outputs and uses the voltage applied to Vpin21 as an ADC (analog to digital converter) reference.

BUFFER OUTPUTS USED WITH ADC

The output voltage levels from the buffer have been specifically designed to allow them to be directly connected to a muxed A to D converter. Some muxed ADC's allow for a reduced span by tying one of the inputs to a level that will represent all 0's when converted. This can be accomplished with the above scheme by tying the ADC input to a resistor voltage divider from pin 21 to ground with the ratio of the resistors given by:

$$[R1/(R1 + R2)] = K$$

With this technique, the full resolution of the ADC can be utilized. The span of the voltage at the buffer outputs between minimum and maximum detected signals is approximately 3.5V. Because of this large voltage span at the buffer outputs, it may not be necessary to use the above reduced span technique. The 3.5V span allows for better than 7 bits of ADC resolution when digitizing with an 8-bit ADC between 0V and the ADC reference (which should be tied to pin 21).

The output buffers have been designed so that their output levels never exceed the voltage on pin 21. Thus the user need not be concerned that the buffer outputs will exceed the maximum allowed input voltage to the ADC.

The buffers are capable of sourcing up to 3 mA of current and can sink about 300 μ A. This sink current can be increased by adding an external pull down resistor from the buffer outputs to ground.

DIFFERENCE AMPLIFIER USE WITH AN ADC

Though muxed ADCs are very common today and often available as part of a microprocessor, there may be some users who do not have muxed inputs. The DP8468B can still be used in these applications by using the difference amplifier output.


A simplified schematic of the difference amplifier is shown in Figure 19. When the voltage at the buffer outputs are equal (i.e., on track center) the voltage at the difference amplifier output will equal the voltage on pin 21. The DC transfer function for the difference amplifier output is given below and plotted in Figure 20:

$$V_{OUT} = (1/2) [A - B] + Vpin 21$$

Using the above equation the maximum and minimum voltage for V_{OUT} can be calculated. They are:

 $V_{OUT} \, \text{max.} = (1/2) \left(\left[(2 * 1.75) + 1.2 \right] - 1.2 \right) + 5 = 6.75 \text{V} \, \text{V}_{OUT} \, \text{min.} = (1/2) \left(1.2 - \left[(2 * 1.75] + 1.2 \right] \right) + 5 = 3.25 \text{V} \, \text{Since most ADCs can only digitize voltages below 5V, the difference amplifier's output must some how be level shifted down. The easiest way to accomplish this is to use a resistor voltage divider from the difference amplifier output to ground. In this case a divider ratio of 5/6.75 is required to insure that the center of the divider never goes above 5V. For a symetric span about the on channel voltage (on channel voltage = (5/6.75) *5V = 3.704V) the total output span will now be 2.592V. This is a large enough span to still allow for greater than 7 bits of accuracy from an 8-bit ADC.$

The above technique is only valid if the AGC has been allowed to settle to a known and constant level prior to the servo sector. Also the AGC must be put into a hold mode during the servo sector. If the AGC is allowed to adjust the signal levels to a known and constant level prior to the servo sector then the (A + B - 2C) denominator term is a constant independent of the track. Consequently, this term can be neglected from the gain error calculation and only the one difference output need be digitized.



The output stage of the difference amplifier is capable of sourcing about 3 mA of current and can sink about 500 μ A. The sink current can be increased by adding an external resistor from the DA output, pin 25, to ground.


DIFFERENCE AMPLIFIER OUTPUT USED IN A LINEAR FEEDBACK SYSTEM


The difference amplifier provides an accurate difference between the two servo detector voltages. However, this difference is only an accurate representation of the positioning error after both servo channels have been updated. Consequently, the difference output is meaningless during the servo sector and only accurate after the servo sector. A linear system that is providing positioning feedback based on the output from the difference amplifier, will probably require an

external sample and hold at the difference amplifier output in order to prevent a false correction during the servo sector. A sample would then be taken after the servo sector when both detectors are gated off.

REFERENCES

- I. H. Graham, "Data Detection Methods vs. Head Resolution in Digital Recording", IEEE Transactions on Magnetics Vol. MAG-14, No. 4 (July 1978).
- I. H. Graham, "Digital Magnetic Recording Circuits", to be published.
- Anatol I. Zverev, Handbook of Filter Synthesis, John Wiley & Sons publisher, 1967.





3-47