


CORE PIN DESCRIPTIONS

NAME	I/O TYPE	I/O PAD	PIN DESCRIPTION
AOUT	AO	pmoa_abb	Analog Output
VCOM	AO	pmoa_abb	Analog Common Level Output
IP	DI	pmicc_abb	PWM Positive Input
IM	DI	pmicc_abb	PWM Negative Input
CK	DI	pmicc_abb	Master Clock Input
PDL	DI	pmicc_abb	Power Down (Active Low)
VDDA	AP	vdd2t_abb	Analog Power
VSSA	AG	vss2t_abb	Analog Ground
VDDAL	AP	vdd2t_abb	Analog Logic Power
VSSAL	AG	vss2t_abb	Analog Logic Ground
VBBA	AG	vbb_abb	Bulk

I/O TYPE ABBR.

iAI : Analog Input
 iDI : Digital Input
 iAO : Analog Output
 iDO : Digital Output
 iAB : Analog Bidirectional
 iDB : Digital Bidirectional
 iAP : Analog Power
 iAG : Analog Ground
 iDP : Digital Power
 iDG : Digital Ground

CORE SYMBOL



ABSOLUTE MAXIMUM RATINGS

Characteristic	Symbol	Value	Unit
Supply Voltage	VDDA, VDDAL	5.0	V
Analog Output Voltage	-	VSSA-0.15 ~ VDDA+0.15	V
Digital Input Voltage	-	VSSAL+0.5 ~ VDDAL-0.15	V
Storage Temperature Range	Tstg	-45 to 125	°C

NOTES

1. ABSOLUTE MAXIMUM RATING specifies the values beyond which the device may be damaged permanently. Exposure to ABSOLUTE MAXIMUM RATING conditions for extended periods may affect reliability. Each condition value is applied with the other values kept within the following operating conditions and function operation under any of these conditions is not implied.
2. All voltages are measured with respect to VSSA unless otherwise specified.
3. 100pF capacitor is discharged through a 1.5KW resistor (Human body model)

RECOMMENDED OPERATING CONDITIONS

Characteristics	Symbol	Min	Typ	Max	Unit
Supply Voltage	VDDA, VDDAL	-	2.3	-	V
Digital Input High Voltage		1.8	-	-	V
Digital Input Low Voltage		-	-	0.5	V
Operating Temperature	Topr	0	-	70	°C

NOTES


1. It is strongly recommended that all the supply pins (VDDA, VDDAL) be powered from the same source to avoid power latch-up.

AC ELECTRICAL CHARACTERISTICS

(Measurement Bandwidth is 20Hz~20kHz. Full scale input sine wave 1KHz, CK=16.9344MHz, VDDA=2.3V, VDDAL=2.3V Ta=55°C, Unless otherwise specified.)

Characteristics	Symbol	Min	Typ	Max	Unit	Conditions
Total Harmonic Distortion	THD	-	TBD	-	%	0dB 1kHz Sine Wave Input
Clock Frequency	Fck	-	16.9344	-	MHz	-
Signal to Noise Ratio	SNR	-	TBD	-	dB	0dB 1kHz Sine Wave Input
Offset Voltage	Vos	-	-	±20	mV	Zero Level Input
Analog Output Maximum Range	Vmax	-	2.0	-	Vpp	-
Common Level Voltage	Vcom	-	VDDA/2	-	V	-
Analog Output Load Resistor	Rld	10	-	-	kΩ	-
Analog Output Load Capacitor	Cld	-	-	10	pF	-
Operating Current	Iopr	-	1.1	-	mA	-
Power Down Current	Ipdwn	-	1	-	uA	-

TIMING DIAGRAM



Timing Diagram

Parameter	Symbol	min	typ	max	Units
Data Setup Time	Tsui	-	20	-	ns
Data Hold Time	Thdi	-	20	-	ns
CK Clock frequency	Fck	-	16.9344	-	MHz
CK Duty ratio	McDuty	-	50	-	%

FUNCTION DESCRIPTIONPower Down

PDL control the power down function of lpf0428x.

PDL	Function
L	Power Down Digital inputs (CK, IP, IM) is blocked by nand gate
H	Normal Operation

[illegible]