

LPR520/521

4 x 16-bit Multilevel Pipeline Register

FEATURES

- ☐ Four 16-bit Registers
- ☐ Implements Double 2-Stage Pipeline or Single 4-Stage Pipeline Register
- ☐ Hold, Shift, and Load Instructions
- ☐ Separate Data In and Data Out Pins
- ☐ High-Speed, Low Power CMOS Technology
- ☐ Three-State Outputs
- ☐ DESC SMD No. 5962-89716
- ☐ Available 100% Screened to MIL-STD-883, Class B
- ☐ Package Styles Available:
 - 40-pin Plastic DIP
 - 40-pin Ceramic DIP
 - 44-pin Plastic LCC, J-Lead
 - 44-pin Ceramic LCC

DESCRIPTION

The LPR520 and LPR521 are functionally compatible with the IDT29FCT520/IDT29FCT521 and AMD Am29520/Am29521 but have 16-bit inputs and outputs. They are implemented in low power CMOS.

The LPR520 and LPR521 contain four registers which can be configured as two independent, 2-level pipelines or as one 4-level pipeline.

The Instruction pins, I1-0, control the loading of the registers. For either device, the registers may be configured as a four-stage delay line, with data loaded into R1 and shifted sequentially through R2, R3, and R4. Also, for the LPR520, data may be loaded from the inputs into either R1 or R3 with only R2 or R4 shifting. The LPR521 differs from the LPR520 in that R2 and R4 remain unchanged during this type of data load, as shown in Tables 1 and 2. Finally, I1-0 may be set to prevent any register from changing.


The S1-0 select lines control a 4-to-1 multiplexer which routes the contents of any of the registers to the Y output pins. The independence of the I and S controls allows simultaneous write and read operations on different registers.

TABLE 1. LPR520 INSTRUCTION TABLE Description lп D→R1 L R1→R2 R2→R3 R3→R4 L Н HOLD HOLD D→R3 R3→R4 Н D--R1 R1→R2 HOLD HOLD

ALL REGISTERS ON HOLD

TABLE 2. LPR521 INSTRUCTION TABLE Description L L D→R1 R1→R2 R2→R3 R3→R4 L Н HOLD HOLD D→R3 HOLD D→R1 HOLD HOLD HOLD Н ALL REGISTERS ON HOLD

T	TABLE 3. OUTPUT SELECT					
S1	So	Register Selected				
L	L	Register 4				
L	Н	Register 3				
Н	L	Register 2				
Н	Н	Register 1				



Pipeline Registers



4 x 16-bit Multilevel Pipeline Register

Storage temperature	65°C to +150°C
Operating ambient temperature	55°C to +125°C
Vcc supply voltage with respect to ground	0.5 V to +7.0 V
Input signal with respect to ground	3.0 V to +7.0 V
Signal applied to high impedance output	3.0 V to +7.0 V
Output current into low outputs	25 mA
Latchup current	> 400 mA

OPERATING CONDITIONS	To meet specified electrical and switching characteristics
----------------------	--

Mode	Temperature Range (Ambient)	Supply Voltage
Active Operation, Commercial	0°C to +70°C	$4.75~\text{V} \leq \text{V}\text{CC} \leq 5.25~\text{V}$
Active Operation, Military	-55°C to +125°C	$4.50~\text{V} \leq \text{V}\text{CC} \leq 5.50~\text{V}$

ELECTRIC	ELECTRICAL CHARACTERISTICS Over Operating Conditions (Note 4)						
Symbol	Parameter	Test Condition	Min	Тур	Max	Unit	
V OH	Output High Voltage	Vcc = Min., IoH = -2.0 mA	2.4			٧	
V OL	Output Low Voltage	Vcc = Min., IoL = 8.0 mA			0.5	٧	
V 1H	Input High Voltage		2.0		V cc	V	
V IL	Input Low Voltage	(Note 3)	0.0		0.8	٧	
lix	Input Current	Ground ≤ ViN ≤ VCC (Note 12)			±20	μΑ	
loz	Output Leakage Current	Ground ≤ V O∪T ≤ V CC (Note 12)			±20	μΑ	
ICC1	Vcc Current, Dynamic	(Notes 5, 6)		10	40	mA	
ICC2	Vcc Current, Quiescent	(Note 7)			1.0	mA	




4 x 16-bit Multilevel Pipeline Register

SWITCHING CHARACTERISTICS

COMMERCIAL OPERATING RANGE (0°C to +70°C) Notes 9, 10 (ns)							
		LPR520/521-					
		25		22		15	
Symbol	Parameter	Min	Max	Min	Max	Min	Max
t PD	Clock to Output Delay		25		22		15
t SEL	Select to Output Delay		25		20		15
tPW	Clock Pulse Width	10		10		8	
tsı	Instruction Setup Time	13		10		6	
tHI	Instruction Hold Time	3		3		1	
tsD	Data Setup Time	13		10		6	
t HD	Data Hold Time	3		3		1	
tENA	Three-State Output Enable Delay (Note 11)		25		21		15
tois	Three-State Output Disable Delay (Note 11)		25		15		12

MILITAR	MILITARY OPERATING RANGE (-55°C to +125°C) Notes 9, 10 (ns)						
		LPR520/521					
ļ		3	30		24		8
Symbol	Parameter	Min	Max	Min	Max	Min	Max
t PD	Clock to Output Delay		30		24		18
tSEL	Select to Output Delay		30		22		18
tpw	Clock Pulse Width	15		10		9	
tsı	Instruction Setup Time	15		10		8	
tHI	Instruction Hold Time	5		3		2	
tsD	Data Setup Time	15		10		8	
tHD	Data Hold Time	5		3		2	
tENA	Three-State Output Enable Delay (Note 11)		25		22		16
tDIS	Three-State Output Disable Delay (Note 11)		20		16		13



= Pipeline Registers

4 x 16-bit Multilevel Pipeline Register

NOTES

- 1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability.
- 2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values
- 3. This device provides hard clamping of transient undershoot and overshoot. Input levels below ground or above VCC will be clamped beginning at -0.6 V and VCC + 0.6 V. The device can withstand indefinite operation with inputs in the range of -0.5 V to +7.0 V. Device operation will not be adversely affected, however, input current levels will be well in excess of 100 mA.
- 4. Actual test conditions may vary from those designated but operation is guaranteed as specified.
- 5. Supply current for a given application can be accurately approximated by:

 $\frac{NCV^2F}{4}$

where

N = total number of device outputs

C = capacitive load per output

V = supply voltage

F = clock frequency

- 6. Tested with all outputs changing every cycle and no load, at a 5 MHz clock rate.
- 7. Tested with all inputs within 0.1 V of VCC or Ground, no load.
- 8. These parameters are guaranteed but not 100% tested.


9. AC specifications are tested with input transition times less than 3 ns, output reference levels of 1.5 V (except tENA/tDIS test), and input levels of nominally 0 to 3.0 V. Output loading may be a resistive divider which provides for specified IOH and IOL at an output voltage of VOH min and VOL max respectively. Alternatively, a diode bridge with upper and lower current sources of IOH and IOL respectively, and a balancing voltage of 1.5 V may be used. capacitance is 30 pF minimum, and may be distributed. For tENABLE and tDISABLE measurements, the load current is increased to 10 mA to reduce the RC delay component of the measurement.

This device has high-speed outputs capable of large instantaneous current pulses and fast turn-on/turn-off times. As a result, care must be exercised in the testing of this device. The following measures are recommended:

- a. A $0.1\,\mu\text{F}$ ceramic capacitor should be installed between VCC and Ground leads as close to the Device Under Test (DUT) as possible. Similar capacitors should be installed between device VCC and the tester common, and device ground and tester common.
- b. Ground and VCC supply planes must be brought directly to the DUT socket or contactor fingers.
- c. Input voltages should be adjusted to compensate for inductive ground and VCC noise to maintain required DUT input levels relative to the DUT ground pin.
- 10. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. Setup time, for example, is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from

the point of view of the device. Output delay, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.


- 11. Transition is measured ±200 mV from steady-state voltage with specified loading.
- 12. These parameters are only tested at the high temperature extreme, which is the worst case for leakage current.



Pipeline Registers




4 x 16-bit Multilevel Pipeline Register



Speed	Plastic DIP (P3)	Ceramic DIP (C11)	Plastic J-Lead Chip Carrier (J1)	Ceramic Leadless Chip Carrier (K2)
	0°C to +70°C — COMMERCIA	L SCREENING		
25 ns	LPR520PC25	LPR520CC25	LPR520JC25	LPR520KC25
22 ns	LPR520PC22	LPR520CC22	LPR520JC22	LPR520KC22
15 ns	LPR520PC15	LPR520CC15	ĹPR520JC15	LPR520KC15
	-55°C to +125°C Comme	RCIAL SCREENING		
30 ns		LPR520CM30		LPR520KM30
24 ns		LPR520CM24		LPR520KM24
18 ns		LPR520CM18	,	LPR520KM18
	_55°C to +125°C — MIL-S	TD-883 COMPLIANT		
30 ns		LPR520CMB30		LPR520KMB30
24 ns		LPR520CMB24		LPR520KMB24
18 ns	1	LPR520CMB18		LPR520KMB18

Pipeline Registers
01/19/94-LDS.P520/1-J

4 x 16-bit Multilevel Pipeline Register



Speed	Plastic DIP (P3)	Ceramic DIP (C11)	Plastic J-Lead Chip Carrier (J1)	Ceramic Leadless Chip Carrier (K2)
	0°C to +70°C — COMMERCIA	L SCREENING		
25 ns	LPR521PC25	LPR521CC25	LPR521JC25	LPR521KC25
22 ns	LPR521PC22	LPR521CC22	LPR521JC22	LPR521KC22
15 ns	LPR521PC15	LPR521CC15	LPR521JC15	LPR521KC15
	-55°C to +125°C — Comme	RCIAL SCREENING		
30 ns		LPR521CM30		LPR521KM30
24 ns		LPR521CM24		LPR521KM24
18 ns		LPR521CM18		LPR521KM18
	F500 1- 10500 NU 0	TD 000 0		
20.55	_55°C to +125°C — MIL-S			I DDC04KMD00
30 ns		LPR521CMB30		LPR521KMB30
24 ns		LPR521CMB24		LPR521KMB24
18 ns		LPR521CMB18		LPR521KMB18