

Date ☐ Nov. 10, 2000

PRELIMINARY DATASHEET

DATASHEET

PRODUCT: 16M (x16) Flash + 2M (x16) SRAM

MODEL NO: LRS1370

O This device datasheet is subject to change without notice.

O Copyright Sharp Co., Ltd. All rights reserved. No reproduction or republication without written permission.

O Contact your local Sharp sales office to obtain the latest datasheet.



LRS1370

- Handle this document carefully for it contains material protected by international copyright law. Any reproduction, full or in part, of this material is prohibited without the express written permission of the company.
- When using the products covered herein, please observe the conditions written herein and the precautions outlined in the following paragraphs. In no event shall the company be liable for any damages resulting from failure to strictly adhere to these conditions and precautions.
 - (1) The products covered herein are designed and manufactured for the following application areas. When using the products covered herein for the equipment listed in Paragraph (2), even for the following application areas, be sure to observe the precautions given in Paragraph (2). Never use the products for the equipment listed in Paragraph (3).
 - Office electronics
 - •Instrumentation and measuring equipment
 - Machine tools
 - Audiovisual equipment
 - •Home appliance
 - •Communication equipment other than for trunk lines
 - (2) Those contemplating using the products covered herein for the following equipment which demands high reliability, should first contact a sales representative of the company and then accept responsibility for incorporating into the design fail-safe operation, redundancy, and other appropriate measures for ensuring reliability and safety of the equipment and the overall system.
 - •Control and safety devices for airplanes, trains, automobiles, and other transportation equipment
 - Mainframe computers
 - Traffic control systems
 - •Gas leak detectors and automatic cutoff devices
 - •Rescue and security equipment
 - •Other safety devices and safety equipment, etc.
 - (3) Do not use the products covered herein for the following equipment which demands extremely high performance in terms of functionality, reliability, or accuracy.
 - •Aerospace equipment
 - •Communications equipment for trunk lines
 - •Control equipment for the nuclear power industry
 - •Medical equipment related to life support, etc.
 - (4) Please direct all queries and comments regarding the interpretation of the above three Paragraphs to a sales representative of the company.
- Please direct all queries regarding the products covered herein to a sales representative of the company.



LRS1370

1

Contents
1. Description
2. Pin Configuration
3. Truth Table
4. Block Diagram
5. Command Definitions for Flash Memory65.1 Command Definitions65.2. Identifier Codes75.3. Write Protection Alternatives7
6. Status Register Definition
7. Memory Map for Flash Memory
8. Absolute Maximum Ratings
9. Recommended DC Operating Conditions
10. Pin Capacitance
11. DC Electrical Characteristics
12. AC Electrical Characteristics for Flash Memory 13 12.1 AC Test Conditions 13 12.2 Read Cycle 13 12.3 Write Cycle (F-WE Controlled) 14 12.4 Write Cycle (F-CE Controlled) 15 12.5 Block Erase, Full Chip Erase, Word Write and Lock-Bits Configuration Performance 16 12.6 Flash Memory AC Characteristics Timing Chart 17 12.7 Reset Operations 20
13. AC Electrical Characteristics for SRAM 21 13.1 AC Test Conditions 21 13.2 Read Cycle 21 13.3 Write Cycle 22 13.4 SRAM AC Characteristics Timing Chart 23
14. Data Retention Characteristics for SRAM
15. Notes
16. Flash Memory Data Protection
17. Design Considerations
18. Related Document Information
19. Package and Packing Specification



1. Description

The LRS1370 is a combination memory organized as $1,048,576 \times 16$ bit flash memory and $131,072 \times 16$ bit static RAM in one package.

Features

- Power supply 2.7V to 3.6V
 Operating temperature • • -25°C to +85°C
- Not designed or rated as radiation hardened
- 72 pin CSP (LCSP072-P-0811) plastic package
- Flash memory has P-type bulk silicon, and SRAM has P-type bulk silicon

Flash Memory

- Access Time •••• 90 ns (Max.)
- Power Supply current (The current for F-V $_{\mbox{\footnotesize CC}}$ pin and F-V $_{\mbox{\footnotesize CCW}}$ pin)

- Optimized Array Blocking Architecture

Two 4k-word Boot Blocks
Six 4k-word Parameter Blocks
Thirty-one 32k-word Main Blocks
Bottom Boot Location

Bottom Boot Eccation

- Extended Cycling Capability $100,000 \text{ Block Erase Cycles} \qquad \qquad \text{(F-V}_{CCW} = 2.7 \text{ to } 3.6 \text{V)} \\ 1,000 \text{ Block Erase Cycles and total } 80 \text{ hours} \qquad \qquad \text{(F-V}_{CCW} = 11.7 \text{ to } 12.3 \text{V)}$

- Enhanced Automated Suspend Options

Word Write Suspend to Read Block Erase Suspend to Word Write Block Erase Suspend to Read

SRAM

- Access Time •••• 85 ns (Max.)
- Power Supply current

Standby current $\cdot \cdot \cdot \cdot 10 \,\mu A$ (Max.)

Data retention current $\bullet \bullet \bullet \bullet \bullet 10 \,\mu\text{A}$ (Max. S-V_{CC} = 3.0V)



2. Pin Configuration **INDEX** (TOP View) 1 2 3 4 5 6 7 8 9 10 11 12 GND NC NC NC NC NC \mathbf{A} 11 **A**15 **A**14 **A**13 **A**12 DQ15 S-WE DQ14 DQ7 **A**16 **A**8 **A**10 **A**9 \mathbf{B} F-RY/BY DQ6 \mathbf{C} $(F-\overline{WE})$ DQ13 **T**1 **T**3 DQ4 DQ5 F-RP (S-Vcc) GND T2 **T**4 DQ12 S-CE2 D (DQ11 (DQ10) DQ3 $(F-\overline{WP})$ (F-Vccw **T**5 (F-A19 DQ2 \mathbf{E} S-LBS-UB $S-\overline{OE}$ NC DQ9 DQ8 DQ0 DQ1 F S-CE1 \mathbf{G} **A**6 **A**3 **A**2 F-OE F-CE **GND** NC NC NC NC A0 Η NC A5 A4

Note) From T1 to T5 pins are needed to be open. Two NC pins at the corner are connected. Do not float any GND pins.



LRS1370

4

Pin	Description	Туре
A ₀ to A ₁₆	Address Inputs (Common)	Input
F-A ₁₇ to F-A ₁₉	Address Inputs (Flash)	Input
F-CE	Chip Enable Inputs (Flash)	Input
$S-\overline{CE}_1$, $S-CE_2$	Chip Enable Inputs (SRAM)	Input
F-WE	Write Enable Input (Flash)	Input
S-WE	Write Enable Input (SRAM)	Input
F- OE	Output Enable Input (Flash)	Input
S- OE	Output Enable Input (SRAM)	Input
S- LB	SRAM Byte Enable Input (DQ ₀ to DQ ₇)	Input
S-UB	SRAM Byte Enable Input (DQ ₈ to DQ ₁₅)	Input
F-RP	Reset Power Down Input (Flash) Block erase and Write: V _{IH} Read: V _{IH} Reset Power Down: V _{IL}	Input
F-WP	Write Protect Input (Flash) Two Boot Blocks Locked : V _{IL}	Input
F-RY/BY	Ready/Busy Output (Flash) During an Erase or Write operation: V _{OL} Block Erase and Write Suspend: High-Z (High impedance)	Open Drain Output
DQ ₀ to DQ ₁₅	Data Inputs and Outputs (Common)	Input / Output
F-V _{CC}	Power Supply (Flash)	Power
S-V _{CC}	Power Supply (SRAM)	Power
F-V _{CCW}	Write, Erase Power Supply (Flash) Block Erase and Write: F-V _{CCW} = V _{CCWH1/2} All Blocks Locked: F-V _{CCW} < V _{CCWLK}	Power
GND	GND (Common)	Power
NC	Non Connection (Should be all open)	-
T ₁ to T ₅	Test pins (Should be all open)	-

LRS1370 5

3. Truth Table⁽¹⁾

Flash	SRAM	Notes	F-CE	F-RP	F-OE	F-WE	$S-\overline{CE}_1$	S-CE ₂	S-OE	S-WE	S- LB	S-ŪB	DQ ₀ to DQ ₁₅
Read		3,5			L								D _{OUT}
Output Disable	Standby	5	L	Н	Н	Н	((5)	X	X	(6	5)	High-Z
Write		2,3,4,5				L	-						D _{IN}
	Read	5							L	Н		(7)
Standby	Output	5	Н	H	x	X	L	Н	Н	Н	X	X	High-Z
Standoy	Disable		11	11	A	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	-	11	X	X	Н	Н	IIIgii-Z
	Write	5							X	L	(7)		7)
	Read	5							L	Н		(7)
Reset Power	Output	5	X	L	X	X	L	Н	Н	Н	X	X	High-Z
Down	Disable		Λ	[Λ	^	L	11	X	X	Н	H	mgn-Z
	Write	5							X	L		(7)
Standby		5	Н	Н									
Reset Power Down	Standby	5	X	L	X	X	(0	5)	X	X	(6	5)	High-Z

Notes:

- L = V_{IL}, H = V_{IH}, X = H or L. Refer to DC Characteristics. High-Z = High impedance.
 Command Writes involving block erase, full chip erase, word write, or lock-bit configuration are reliably executed when F-V_{CCW} = V_{CCWH1/2} and F-V_{CC} = 2.7V to 3.6V.
 Block erase, full chip erase, word write, or lock-bit configuration with F-V_{CCW} < V_{CCWH1/2} (Min.) produce spurious results and should not be attempted.

 Never hold F-OE low and F-WE low at the same timing.
 Refer Section 5. Command Definitions for Flash Memory valid D_{IN} during a write operation.

- 5. F- $\overline{\text{WP}}$ set to $V_{\text{IL or}} V_{\text{IH}}$.


6. SRAM Standby Mode

O. DICITIVI Didilady Ividae							
S-CE ₁	S-CE ₂	S- LB	S-ŪB				
Н	X	X	X				
X	L	X	X				
X	X	Н	Н				

7. S-UB, S-LB Control Mode

S- LB	S-UB	DQ ₀ to DQ ₇	DQ ₈ to DQ ₁₅						
L	L	D _{OUT} /D _{IN}	D _{OUT} /D _{IN}						
L	Н	D _{OUT} /D _{IN}	High-Z						
Н	L	High-Z	D _{OUT} /D _{IN}						

4. Block Diagram





5. Command Definitions for Flash Memory⁽¹⁾

5.1 Command Definitions

	Bus Cycles	3. 7.	F	irst Bus Cycl	e	Second Bus Cycle		
Command	Required	Note	Oper ⁽²⁾	Address ⁽³⁾	Data	Oper ⁽²⁾	Address ⁽³⁾	Data ⁽³⁾
Read Array / Reset	1		Write	XA	FFH			
Read Identifier Codes	≥ 2	4	Write	XA	90H	Read	IA	ID
Read Status Register	2		Write	XA	70H	Read	XA	SRD
Clear Status Register	1		Write	XA	50H			
Block Erase	2	5	Write	XA	20H	Write	BA	D0H
Full Chip Erase	2	5	Write	XA	30H	Write	XA	D0H
Word Write	2	5	Write	XA	40H or 10H	Write	WA	WD
Block Erase and Word Write Suspend	1	5,9	Write	XA	В0Н			
Block Erase and Word Write Resume	1	5,9	Write	XA	D0H			
Set Block Lock Bit	2	7	Write	XA	60H	Write	BA	01H
Clear Block Lock Bits	2	6,7	Write	XA	60H	Write	XA	D0H
Set Permanent Lock Bit	2	8	Write	XA	60H	Write	XA	F1H

- 1. Commands other than those shown above are reserved by SHARP for future device implementations and should not be used.
- 2. Bus operations are defined in 3. Truth Table.
- 3. XA = Any valid address within the device.
 - IA = Identifier code address.
 - BA = Address within the block being erased.
 - WA = Address of memory location to be written.
 - SRD = Data read from status register (See 6. Status Register Definition).
 - WD = Data to be written at location WA. Data is latched on the rising edge of $F-\overline{WE}$ or $F-\overline{CE}$ (whichever goes high first).
 - ID = Data read from identifier codes (See 5.2 Identifier Codes).
- 4. See Identifier Codes at next page.
- 5. See Write Protection Alternatives in section 5.3.
- 6. The clear block lock-bits operation simultaneously clears all block lock-bits.
- 7. If the permanent lock-bit is set, Set Block Lock-Bit and Clear Block Lock-Bits commands can not be done.
- 8. Once the permanent lock-bit is set, it cannot be cleared.
- 9. If the time between writing the Block Erase Resume command and writing the Block Erase Suspend command is shorter than 15ms and both commands are written repeatedly, a longer time is required than standard block erase until the completion of the operation.



5.2 Identifier Codes⁽³⁾

Codes	Address [A ₁₉ - A ₀]	Data [DQ ₁₅ - DQ ₀]
Manufacture Code	00000Н	00B0H
Device Code	00001H	00E9H
Block Lock Configuration ⁽²⁾	$BA^{(1)} + 2$	$DQ_0 = 0$: Unlocked $DQ_0 = 1$: Locked
Permanent Lock Configuration ⁽²⁾	00003Н	$DQ_0 = 0$: Unlocked $DQ_0 = 1$: Locked

Notes:

- 1. BA selects the specific block lock configuration code to be read.
- 2. DQ_{15} DQ_1 are reserved for future use.
- 3. Read Identifier Codes command is defined in 5.1 Command Definitions.

5.3 Write Protection Alternatives

Operation	F-V _{CCW}	F-RP	F-WP	Permanent Lock-Bit	Block Lock-Bit	Effect
	≤V _{CCWLK}	X	X	X	X	All Blocks Locked.
		V_{IL}	X	X	X	All Blocks Locked.
Block Erase or			V _{IL}		0	2 Boot Blocks Locked.
Word Write	>V _{CCWLK} ⁽¹⁾	W	V _{IH}	X	0	Block Erase and Word Write Enabled.
		V_{IH}	V_{IL}	A	1	Block Erase and Word Write Disabled.
			V _{IH}		1	Block Erase and Word Write Disabled.
	≤V _{CCWLK}	Х	Х	X	X	All Blocks Locked.
		V_{IL}	X	X	X	All Blocks Locked.
Full Chip Erase	>V _{CCWLK} ⁽¹⁾	V _{IH}	V _{IL}	v	Х	All Unlocked Blocks are Erased. 2 Boot Blocks and Locked Blocks are Not Erased.
			V _{IH}	X		All Unlocked Blocks are Erased. Locked Blocks are Not Erased.
	≤V _{CCWLK}	X	X	X	Х	Set Block Lock-Bit Disabled.
Set Block	>V _{CCWLK} ⁽¹⁾	V_{IL}	X	X	Х	Set Block Lock-Bit Disabled.
Lock-Bit		V_{IH}	X	0	X	Set Block Lock-Bit Enabled.
		V IH	X	1	X	Set Block Lock-Bit Disabled.
	≤V _{CCWLK}	X	X	X	X	Clear Block Lock-Bits Disabled.
Clear Block		V_{IL}	X	X	X	Clear Block Lock-Bits Disabled.
Lock-Bits	>V _{CCWLK} ⁽¹⁾	V _{IH}	X	0	X	Clear Block Lock-Bits Enabled.
		VIH	X	1	X	Clear Block Lock-Bits Disabled.
	≤V _{CCWLK}	X	X	X	X	Set Permanent Lock-Bit Disabled.
Set Permanent Lock-Bit	N (1)	V_{IL}	X	X	X	Set Permanent Lock-Bit Disabled.
	>V _{CCWLK} ⁽¹⁾	V_{IH}	Х	X	X	Set Permanent Lock- Bit Enabled.

Note:

1. $F-V_{CCW}$ is guaranteed only with the nominal voltages.



0= Unlocked

LRS1370 8

6. Status Reg	ster Definition			····			
WSMS	BESS	ECBLBS	WWSLBS	VCCWS	wwss	DPS	R
7	6	5	4	3	2	1	0
1 = Ready 0 = Busy SR.6 = BLOO 1 = Block	<i>'</i>			Erase, Word W		termine Block E configuration co	
SR.5= ERAS STAT 1= Error Lock- 0= Succe	SE AND CLEAR US (ECBLBS) in Block Erase, Bits	R BLOCK LOCK Full Chip Erase ase, Full Chip	or Clear Block	Erase or Loc command seque	ck-Bit configur ence was entered	s after a Block E ration attempt, d.	an improper
STAT 1 = Error Lock- 0 = Succe	Block Lock-Bits SR.4= WORD WRITE AND SET LOCK-BIT STATUS (WWSLBS) 1= Error in Word Write or Set Block/Permanent Lock-Bit 0= Successful Word Write or Set Block/Permanent Lock-Bit				A (Write State Model of Worker) Write, or Locker is not guarante	Machine) interrog ly after Block E c-Bit Configura	gates and rase, Full Chip tion command
$1 = F-V_{CO}$ $0 = F-V_{CO}$ $SR.2 = WORI$ $1 = Word$	_{CW} OK O WRITE SUSPI Write Suspende	Operation Abort END STATUS (and block lock the permanent Block Erase, Configuration depending on t	-bit and F-WP lock-bit, block Full Chip Eras command seque attempted op	nuous indication values. The WS lock-bit and F-se, Word Write ences. It informeration, if the b	M interrogates WP only after c, or Lock-Bit in the system, lock lock-bit is
SR.1= DEVI 1= Block	Write in Progres CE PROTECT S Lock-Bit, Peri Detected, Opera	STATUS (DPS) manent Lock-Bi	t and/or F-WF	block lock an writing the Rea			

SR.0 is reserved for future use and should be masked out when polling the status register.



7. Memory Map for Flash Memory

Bottom Boot

[A19	$\sim A0$
------	-----------

19 AU]	
FFFFF F8000	32K-word Main Block 30
F7FFF F0000	32K-word Main Block 29
EFFFF	32K-word Main Block 28
E8000 E7FFF E0000	32K-word Main Block 27
DFFFF D8000	32K-word Main Block 26
D7FFF D0000	32K-word Main Block 25
CFFFF	32K-word Main Block 24
C8000 C7FFF	32K-word Main Block 23
C0000 BFFFF	32K-word Main Block 22
B8000 B7FFF	32K-word Main Block 21
B0000 AFFFF	32K-word Main Block 20
A8000 A7FFF	32K-word Main Block 19
A0000 9FFFF	32K-word Main Block 18
98000 97FFF	32K-word Main Block 17
90000 8FFFF	32K-word Main Block 16
88000 87FFF	32K-word Main Block 15
80000 7FFFF	32K-word Main Block 14
78000 77FFF	32K-word Main Block 13
70000 6FFFF	32K-word Main Block 12
68000 67FFF	32K-word Main Block 11
60000 5FFFF	32K-word Main Block 10
58000 57FFF	32K-word Main Block 9
50000 4FFFF	32K-word Main Block 8
48000 47FFF	32K-word Main Block 7
40000 3FFFF 38000	32K-word Main Block 6
37FFF	32K-word Main Block 5
30000 2FFFF 28000	32K-word Main Block 4
27FFF 20000	32K-word Main Block 3
1FFFF 18000	32K-word Main Block 2
17FFF 10000	32K-word Main Block 1
0FFFF 08000	32K-word Main Block 0
07FFF 07000	4K-word Parameter Block 5
06FFF	4K-word Parameter Block 4
05FFF 05000	4K-word Parameter Block 3
04FFF 04000	4K-word Parameter Block 2
03FFF 03000	4K-word Parameter Block 1
02FFF 02000	4K-word Parameter Block 0
01FFF 01000	4K-word Boot Block 1
00FFF 00000	4K-word Boot Block 0
00000 I	

8. Absolute Maximum Ratings

Symbol	Parameter	Notes	Ratings	Unit
V_{CC}	Supply voltage	1,2	-0.2 to +4.6	V
V _{IN}	Input voltage	1,2,3,5	-0.2 to +3.9	V
$T_{\mathbf{A}}$	Operating temperature		-25 to +85	°C
T _{STG}	Storage temperature		-65 to +125	°C
F-V _{CCW}	F-V _{CCW} voltage	1,3,4	-0.3 to +13.0	V

Notes:

1. The maximum applicable voltage on any pins with respect to GND.

 Except F-V_{CCW}.
 -1.0V undershoot and V_{CC} +1.0V overshoot are allowed when the pulse width is less than 20 nsec.
 Applying 12V ± 0.3V to F-V_{CCW} during erase/write can only be done for a maximum of 1000 cycles on each block. F-V_{CCW} may be connected to 12V ± 0.3V for total of 80 hours maximum. +13.0V overshoot is allowed when the pulse width is less than 20nsec.

5. V_{IN} should not be over V_{CC} + 0.3 V.

9. Recommended DC Operating Conditions

 $(T_A = -25^{\circ}C \text{ to } +85^{\circ}C)$

Symbol	Parameter	Notes	Min.	Тур.	Max.	Unit
V_{CC}	Supply Voltage	2	2.7	3.0	3.6	V
V _{IH}	Input Voltage	1	2.0		V _{CC} +0.2	V
V_{IL}	Input Voltage		-0.2		0.4	V

- 1. V_{CC} is the lower of F-V_{CC} or S-V_{CC}.
- 2. V_{CC} includes both F-V_{CC} and S-V_{CC}.

10. Pin Capacitance⁽¹⁾

 $(T_A = 25^{\circ}C, f = 1MHz)$

							. 1.	
ſ	Symbol	Parameter	Notes	Min.	Тур.	Max.	Unit	Condition
Ī	C _{IN}	Input capacitance				10	pF	$V_{IN} = 0V$
Ī	C _{I/O}	I/O capacitance				20	pF	$V_{I/O} = 0V$

1. Sampled but not 100% tested.



11. DC Electrical Characteristics⁽⁶⁾

DC Electrical Characteristics

 $(T_A = -25^{\circ}C \text{ to } +85^{\circ}C, V_{CC} = 2.7V \text{ to } 3.6V)$

$(T_A = -25^{\circ}\text{C to } +85^{\circ}\text{C}, V_{CC} = 2.7\text{V to } 3.6\text{V})$							
Symbol	Parameter	Notes	Min.	Typ. ⁽¹⁾	Max.	Unit	Conditions
I_{LI}	Input Leakage Current				±1.5	μΑ	$V_{IN} = V_{CC}$ or GND
I_{LO}	Output Leakage Current				±1.5	μΑ	$V_{OUT} = V_{CC}$ or GND
Logg	F-V _{CC} Standby Current	4		2	15	μА	$\frac{\text{CMOS Input}}{\text{F-CE} = \text{F-RP}} = \text{F-V}_{\text{CC}} \pm 0.2\text{V}$
I _{CCS}	1-vec standay current	7		0.2	2	mA	$\begin{array}{l} TTL \ Input \\ F-\overline{CE} = F-\overline{RP} = V_{IH} \end{array}$
I _{CCAS}	F-V _{CC} Auto Power-Save Current	3,4		2	15	μА	$\frac{\text{CMOS Input}}{\text{F-CE}} = \text{GND} \pm 0.2\text{V}$
I_{CCD}	F-V _{CC} Reset Power-Down Current	4		2	15	μА	$F-\overline{RP} = GND \pm 0.2V$ $I_{OUT}(F-RY/\overline{BY}) = 0mA$
Ţ	F-V _{CC} Read Current	4		15	25	mA	CMOS Input F- \overline{CE} = GND, f = 5MHz, I_{OUT} = 0mA
I _{CCR}	1-V _{CC} Read Current	*			30	mA	$TTL Input F-\overline{CE} = V_{IL}, f = 5MHz, I_{OUT} = 0mA$
ı	F-V _{CC} Word Write or Set Lock-Bit	8		5	17	mA	$F-V_{CCW} = V_{CCWH1}$
I _{CCW}	Current	0		5	12	mA	$F-V_{CCW} = V_{CCWH2}$
ī	F-V _{CC} Block Erase, Full Chip Erase or	8		4	17	mA	$F-V_{CCW} = V_{CCWH1}$
I _{CCE}	Clear Block Lock-Bits Current	0		4	12	mA	$F-V_{CCW} = V_{CCWH2}$
I _{CCWS}	F-V _{CC} Word Write or Block Erase Suspend Current			1	6	mA	$F-\overline{CE} = V_{IH}$
I _{CCWS}	E.V. Standby on Dood Comment	A		±2	±15	μА	$F-V_{CCW} \le F-V_{CC}$
I _{CCWR}	F-V _{CCW} Standby or Read Current	4		10	200	μА	F-V _{CCW} > F-V _{CC}
I _{CCWAS}	F-V _{CCW} Auto Power-Save Current	3,4		0.1	5	μА	$\begin{array}{c} CMOS \ Input \\ F-\overline{CE} = GND \pm 0.2V \end{array}$
I_{CCWD}	F-V _{CCW} Reset Power-Down Current	4		0.1	5	μA	$F-\overline{RP} = GND \pm 0.2V$
ı	F-V _{CCW} Word Write or Set Lock-Bit	0		12	40	mA	$F-V_{CCW} = V_{CCWH1}$
I _{CCWW}	Current	8			30	mA	$F-V_{CCW} = V_{CCWH2}$
т	F-V _{CCW} Block Erase, Full Chip Erase	8		8	25	mA	$F-V_{CCW} = V_{CCWH1}$
¹ CCWE	or Clear Block Lock-Bits Current	8			20	mA	$F-V_{CCW} = V_{CCWH2}$
I _{CCWWS}	F-V _{CCW} Word Write or Block Erase Suspend Current			10	200	μА	$F-V_{CCW} = V_{CCWH1/2}$
I _{SB}	S-V _{CC} Standby Current			0.5	10	μA	$S-\overline{CE}_1$, $S-CE_2 \ge S-V_{CC} - 0.2V$ or $S-CE_2 \le 0.2V$
I _{SB1}	S-V _{CC} Standby Current				3	mA	$S-\overline{CE}_1 = V_{IH} \text{ or } S-CE_2 = V_{IL}$
I _{CC1}	S-V _{CC} Operation Current				45	mA	$ \begin{aligned} & S \text{-} \overline{CE}_1 = V_{IL}, \\ & S \text{-} CE_2 = V_{IH} \\ & V_{IN} = V_{IL} \text{ or } V_{IH} \end{aligned} \qquad \begin{aligned} & t_{CYCLE} = \text{Min.} \\ & I_{I/O} = 0 \text{mA} \end{aligned} $
l _{CC2}	S-V _{CC} Operation Current				8	mA	$ \begin{aligned} & S - \overline{CE}_1 = 0.2V, \\ & S - CE_2 = SV_{CC} - 0.2V, \\ & V_{IN} = S - V_{CC} - 0.2V \\ & or \ 0.2V \end{aligned} \begin{aligned} & t_{CYCLE} = 1 \mu A \\ & I_{I/O} = 0 mA \end{aligned} $



LRS1370 12

DC Electrical Characteristics (Continue)

 $(T_A = -25^{\circ}C \text{ to } +85^{\circ}C, V_{CC} = 2.7V \text{ to } 3.6V)$

						•	, CC
Symbol	Parameter	Notes	Min.	Typ.(1)	Max.	Unit	Conditions
V_{IL}	Input Low Voltage	8	-0.2		0.4	V	
V _{IH}	Input High Voltage	8	2		V _{CC} +0.2	V	
V _{OL}	Output Low Voltage	2,8			0.4	V	$I_{OL} = 0.5 \text{mA}$
V _{OH}	Output High Voltage	2,8	2			V	$I_{OH} = -0.5 \text{mA}$
V _{CCWLK}	F-V _{CCW} Lockout during Normal Operations	5,8			1.5	V	
V _{CCWH1}	F-V _{CCW} during Block Erase, Full Chip Erase, Word Write, or Lock-Bit configuration Operations		2.7		3.6	V	
V _{CCWH2}	F-V _{CCW} during Block Erase, Full Chip Erase, Word Write, or Lock-Bit configuration Operations	7	11.7		12.3	V	
V_{LKO}	F-V _{CC} Lockout Voltage		2			V	

- 1. All currents are in RMS unless otherwise noted. Reference values at $V_{CC} = 3.0 \text{V}$ and $T_A = +25 ^{\circ}\text{C}$.
- 2. Includes F-RY/BY.
- 3. The Automatic Power Savings (APS) feature is placed automatically power save mode that addresses not switching more than 300ns while read mode.
- 4. CMOS inputs are either V_{CC} ± 0.2V or GND ± 0.2V. TTL inputs are either V_{IL} or V_{IH}.
 5. Block erases, full chip erase, word writes and lock-bits configurations are inhibited when F-V_{CCW} ≤ V_{CCWLK} and not guaranteed in the range between V_{CCWLK} (Max.) and V_{CCWH} (Min.), and above V_{CCWH} (Max.).
- 6. V_{CC} includes both F-V_{CC} and S-V_{CC}.
- 7. Applying V_{CCWH2} to F-V_{CCW} during erase/write can only be done for a maximum of 1000 cycles on each block. F-V_{CCW} may be connected to V_{CCWH2} for a total of 80 hours maximum.
- 8. Sampled, not 100% tested.



12. AC Electrical Characteristics for Flash Memory

12.1 AC Test Conditions

Input pulse level	0V to 2.7V
Input rise and fall time	10ns
Input and Output timing Ref. level	1.35V
Output load	$1TTL + C_L (50pF)$

12.2 Read Cycle

 $(T_A = -25^{\circ}\text{C to } +85^{\circ}\text{C}, \text{ F-V}_{CC} = 2.7\text{V to } 3.6\text{V})$

	· A			CC	
Symbol	Parameter	Notes	Min.	Max.	Unit
t _{AVAV}	Read Cycle Time		90		ns
t _{AVQV}	Address to Output Delay			90	ns
t _{ELQV}	F-CE to Output Delay	1		90	ns
t _{PHQV}	F-RP High to Output Delay			600	ns
t _{GLQV}	F-OE to Output Delay	1		40	ns
t _{ELQX}	F-CE to Output in Low-Z		0		ns
t _{EHQZ}	F-CE High to Output in High-Z			40	ns
t _{GLQX}	F-OE to Output in Low-Z		0		ns
t _{GHQZ}	F-OE High to Output in High-Z			15	ns
t _{OH}	Output Hold form Address, F-CE or F-OE Change, Whichever Occurs First		0		ns

Note:

1. $F-\overline{OE}$ may be delayed up to t_{ELQV} - t_{GLQV} after the falling edge of $F-\overline{CE}$ without impact on t_{ELQV} .



12.3 Write Cycle (F-WE Controlled)(1,5)

 $(T_A = -25^{\circ}C \text{ to } +85^{\circ}C, F-V_{CC} = 2.7V \text{ to } 3.6V)$

Symbol	Parameter	Notes	Min.	Max.	Unit
t _{AVAV}	Write Cycle Time		90		ns
t _{PHWL}	F-RP High Recovery to F-WE Going Low	2	1		μs
t _{ELWL}	F-CE Setup to F-WE Going Low		10		ns
t _{WLWH}	F-WE Pulse Width		50		ns
t _{SHWH}	F-WP V _{IH} Setup to F-WE Going High	2	100		ns
t _{VPWH}	F-V _{CCW} Setup to F-WE Going High	2	100		ns
t _{AVWH}	Address Setup to F-WE Going High	3	50		ns
t _{DVWH}	Data Setup to F-WE Going High	3	50		ns
t _{WHDX}	Data Hold from F-WE High		0		ns
t _{WHAX}	Address Hold from F-WE High		0		ns
t _{WHEH}	F-CE Hold from F-WE High		10		ns
t _{WHWL}	F-WE Pulse Width High		30		ns
t _{WHRL}	F-WE going High to F-RY/BY Going Low			100	ns
t _{WHGL}	Write Recovery before Read		0		ns
t _{QVVL}	F-V _{CCW} Hold from Valid SRD, F-RY/BY High-Z	2,4	0		ns
t _{QVSL}	F-WP V _{IH} Hold from Valid SRD, F-RY/BY High-Z	2,4	0		ns

- 1. Read timing characteristics during block erase, full chip erase, word write and lock-bit configurations are the same as during read-only operations. Refer to AC Characteristics for read cycle.
- 2. Sampled, not 100% tested.
- 3. Refer to Section 5. Command Definitions for Flash Memory for valid A_{IN} and D_{IN} for block erase, full chip erase, word write or lock-bit configuration.
- 4. F-V_{CC} should be held at V_{CCWH1/2} until determination of block erase, full chip erase, word write or lock-bit configuration success (SR.1/3/4/5 = 0).
- 5. It is written when F-\overline{CE} and F-\overline{WE} are active. The address and data needed to execute a command are latched on the rising edge of F-\overline{WE} or F-\overline{CE} (Whichever goes high first).



12.4 Write Cycle (F-\overline{CE} Controlled)^{(1,5)}

 $(T_A = -25^{\circ}\text{C to } +85^{\circ}\text{C}, \text{ F-V}_{CC} = 2.7\text{V to } 3.6\text{V})$

		\ 11			
Symbol	Parameter	Notes	Min.	Max.	Unit
t _{AVAV}	Write Cycle Time		90		ns
t _{PHEL}	F-RP High Recovery to F-CE Going Low	2	1		μs
t _{WLEL}	F-WE Setup to F-CE Going Low		0		ns
t _{ELEH}	F-CE Pulse Width		65		ns
t _{SHEH}	F-WP V _{IH} Setup to F-CE Going High	2	100		ns
t _{VPEH}	F-V _{CCW} Setup to F-CE Going High	2	100		ns
t _{AVEH}	Address Setup to F-CE Going High	3	50		ns
t _{DVEH}	Data Setup to F-CE Going High	3	50		ns
t _{EHDX}	Data Hold from F-CE High		0		ns
t _{EHAX}	Address Hold from F-CE High		0		ns
t _{EHWH}	F-WE Hold from F-CE High		0		ns
t _{EHEL}	F-CE Pulse Width High		25		ns
t _{EHRL}	F-CE going High to F-RY/BY Going Low or SR.7 Going "0"			100	ns
t _{EHGL}	Write Recovery before Read		0		ns
t _{QVVL}	F-V _{CC} Hold from Valid SRD, F-RY/BY High-Z	2,4	0		ns
t _{QVSL}	F-WP V _{IH} Hold from Valid SRD, F-RY/BY High-Z	2,4	0		ns

- 1. In systems where F-\overline{CE} defines the write pulse width (within a longer F-\overline{WE} timing waveform), all setup, hold and inactive F-\overline{WE} times should be measured relative to the F-\overline{CE} waveform.
- 2. Sampled, not 100% tested.
- 3. Refer to Section 5. Command Definitions for Flash Memory for valid A_{IN} and D_{IN} for block erase, full chip erase, word write or lock-bit configuration.
- 4. F-V_{CCW} should be held at $V_{CCWH1/2}$ until determination of block erase, full chip erase, word write or lock-bit configuration success (SR.1/3/4/5=0).
- 5. It is written when F- $\overline{\text{CE}}$ and F- $\overline{\text{WE}}$ are active. The address and data needed to execute a command are latched on the rising edge of F- $\overline{\text{WE}}$ or F- $\overline{\text{CE}}$ (Whichever goes high first).




12.5 Block Erase, Full Chip Erase, Word Write and Block Lock-Bits Configuration Performance⁽³⁾


 $(T_A = -25^{\circ}\text{C to } +85^{\circ}\text{C}, \text{ F-V}_{CC} = 2.7\text{V to } 3.6\text{V})$


G 1 1	D		Notes	$F-V_{CCW} = 2.7V \text{ to } 3.6V F-$		$F-V_{CCW} = 11$	CW = 11.7V to 12.3V		
Symbol	Pa	Parameter		Typ. ⁽¹⁾	Max.	Typ. ⁽¹⁾	Max.	Unit	
t _{WHQV1}	337	32K-Word Block	2	33	200	20		μs	
t _{EHQV1}	Word Write Time	4K-Word Block	2	36	200	27		μs	
•	Dist Waits Time	32K-Word Block	2	1.1	4	0.66		s	
	Block Write Time	4K-Word Block	2	0.15	0.5	0.12		S	
t _{WHQV2}	D1 1 F T'	32K-Word Block	2	1.2	6	0.9		s	
t _{EHQV2}	Block Erase Time	4K-Word Block	2	0.6	5	0.5		s	
	Full Chip Erase Time		2	42	210	32		S	
t _{WHQV3} t _{EHQV3}	Set Lock-Bit Time		2	56	200	42		μs	
t _{WHQV4} t _{EHQV4}	Clear Block Lock-Bit	s Time	2	1	5	0.69		s	
t _{WHRZ1}	Word Write Suspend	Latency Time to Read	4	6	15	6	15	μs	
t _{WHRZ2}	Erase Suspend Latence	ey Time to Read	4	16	30	16	30	μs	

- 1. Reference values at $T_A = +25^{\circ}C$ and $F-V_{CC} = 3.0V$, $F-V_{CCW} = 3.0V$ or 12.0V. Assumes corresponding lock-bits are not set. Subject to change based on device characterization.
- 2. Excludes system-level overhead.
- 3. Sampled, not 100% tested.
- 4. A Latency time is required from issuing suspend command (F-WE or F-CE going high) until F-RY/BY going High-Z or SR.7 going "1".









12.7 Reset Operations^(1,2)


 $(T_A = -25^{\circ}C \text{ to } +85^{\circ}C, F-V_{CC} = 2.7V \text{ to } 3.6V)$

Symbol	Parameter	Notes	Min.	Max.	Unit
	$F-\overline{RP}$ Pulse Low Time (If $F-\overline{RP}$ is tied to V_{CC} , this specification is not applicable.)		100	-	ns
t _{PLRZ}	F-RP Low to Reset during Block Erase, Full Chip Erase, Word Write or lock-bit configuration			30	μs
t _{VPH}	$F-V_{CC} = 2.7V$ to $F-\overline{RP}$ High	3	100		ns

Notes:

- 1. If F-RP is asserted while a block erase, full chip erase, word write or lock-bit configuration operation is not executing, the reset will complete within 100ns.
- 2. A reset time, t_{PHQV}, is required from the later of F-RY/\overline{BY}(SR.7) going High-Z ("1") or F-\overline{RP} going high until outputs are valid. Refer to AC Characteristics-Read Cycle for t_{PHQV}.
- 3. When the device power-up, holding $F-\overline{RP}$ low minimum 100ns is required after $F-V_{CC}$ has been in predefined range and also has been in stable there.

AC Waveform for Reset Operation





13. AC Electrical Characteristics for SRAM

13.1 AC Test Conditions

Input pulse level	0.4V to 2.2V
Input rise and fall time	5ns
Input and Output timing Ref. level	1.5V
Output load	$1TTL + C_L (30pF)^{(1)}$

Note:

1. Including scope and socket capacitance.

13.2 Read Cycle

 $(T_A = -25^{\circ}\text{C to } +85^{\circ}\text{C}, \text{ S-V}_{CC} = 2.7\text{V to } 3.6\text{V})$

Symbol	Parameter	Notes	Min.	Max.	Unit
t _{RC}	Read Cycle Time		85		ns
t _{AA}	Address access time			85	ns
t _{ACE1}	Chip enable access time (S $\overline{-CE}_1$)			85	ns
t _{ACE2}	Chip enable access time (S-CE ₂)			85	ns
t _{BE}	Byte enable access time			85	ns
t _{OE}	Output enable to output valid			45	ns
t _{OH}	Output hold from address change		15		ns
t _{LZ1}	S-CE ₁ Low to output active	1	10		ns
t _{LZ2}	S-CE ₂ High to output active	1	10		ns
t _{OLZ}	S-OE Low to output active	1	5		ns
t _{BLZ}	$S-\overline{UB}$ or $S-\overline{LB}$ Low to output active	1	10		ns
t _{HZ1}	S- \overline{CE}_1 High to output in High-Z	1	0	25	ns
t _{HZ2}	S-CE ₂ Low to output in High-Z	1	0	25	ns
t _{OHZ}	S-OE High to output in High-Z	1	0	25	ns
t _{BHZ}	S-UB or S-LB High to output in High-Z	1	0	25	ns

Note:

1. Active output to High-Z and High-Z to output active tests specified for a ±200mV transition from steady state levels into the test load.



13.3 Write Cycle

 $(T_A = -25^{\circ}C \text{ to } +85^{\circ}C, \text{ S-V}_{CC} = 2.7\text{V to } 3.6\text{V})$


Symbol	Parameter	Notes	Min.	Max.	Unit
t _{WC}	Write cycle time		85		ns
t_{CW}	Chip enable to end of write		70		ns
t _{AW}	Address valid to end of write		70		ns
t _{BW}	Byte select time		70		ns
t _{AS}	Address setup time		0		ns
t _{WP}	Write pulse width		60		ns
t _{WR}	Write recovery time		0		ns
t _{DW}	Input data setup time		35		ns
t _{DH}	Input data hold time		0		ns
t _{OW}	S-WE High to output active	1	5		ns
t _{WZ}	S-WE Low to output in High-Z	1	0	25	ns

Note:


 Active output to High-Z and High-Z to output active tests specified for a ±200mV transition from steady state levels into the test load.

13.4 SRAM AC Characteristics Timing Chart

Read cycle timing chart



Write cycle timing chart (S-WE Controlled)




- 1. A write occurs during the overlap of a low S-\overline{\overlap} \overline{\overline{L}}_1, a high S-CE2 and a low S-\overline{\overline{WE}}.

 A write begins at the latest transition among S-\overline{\overline{CE}}_1 going low, S-CE2 going high and S-\overline{\overline{WE}} going low.

 A write ends at the earliest transition among S-\overline{\overline{CE}}_1 going high, S-CE2 going low and S-\overline{\overline{WE}} going high.

 two is measured from the beginning of write to the end of write.
- 2. tcw is measured from the later of $S-\overline{CE}_1$ going low or $S-CE_2$ going high to the end of write.
- 3. the is measured from the time of going low S-UB or low S-LB to the end of write.
- 4. tas is measured from the address valid to beginning of write.
- 5. twr is measured from the end of write to the address change. twr applies in case a write ends at S-\overline{CE}_1 going high, S-CE_2 going low or S-\overline{WE} going high.
- 6. During this period DQ pins are in the output state, therefore the input signals of opposite phase to the outputs must not be applied.
- 7. If S- \overline{CE}_1 goes low or S- \overline{CE}_2 goes high simultaneously with S- \overline{WE} going low or after S- \overline{WE} going low, the outputs remain in high impedance state.
- 8. If S- \overline{CE}_1 goes high or S- \overline{CE}_2 goes low simultaneously with S- \overline{WE} going high or before S- \overline{WE} going high, the outputs remain in high impedance state.

Write cycle timing chart (S-\overline{CE} Controlled)




- 1. A write occurs during the overlap of a low S-\overline{\overlap} \overline{\overline{E}}_1, a high S-CE2 and a low S-\overline{\overline{WE}}.

 A write begins at the latest transition among S-\overline{\overline{CE}}_1 going low, S-CE2 going high and S-\overline{\overline{WE}} going low.

 A write ends at the earliest transition among S-\overline{\overline{CE}}_1 going high, S-CE2 going low and S-\overline{\overline{WE}} going high.

 twp is measured from the beginning of write to the end of write.
- 2. tcw is measured from the later of $S-\overline{CE}_1$ going low or $S-CE_2$ going high to the end of write.
- 3. the is measured from the time of going low $S-\overline{UB}$ or low $S-\overline{LB}$ to the end of write.
- 4. tas is measured from the address valid to beginning of write.
- 5. twr is measured from the end of write to the address change. twr applies in case a write ends at S-\overline{CE}_1 going high, S-CE_2 going low or S-\overline{WE} going high.

Write cycle timing chart (S-UB, S-LB Controlled)



- A write occurs during the overlap of a low S-\overline{\overline{CE}_1}, a high S-CE₂ and a low S-\overline{WE}.
 A write begins at the latest transition among S-\overline{CE}_1 going low, S-CE₂ going high and S-\overline{WE} going low.
 A write ends at the earliest transition among S-\overline{CE}_1 going high, S-CE₂ going low and S-\overline{WE} going high.
 twp is measured from the beginning of write to the end of write.
- 2. tcw is measured from the later of $S-\overline{CE}_1$ going \underline{low} or $S-CE_2$ going high to the end of write.
- 3. the is measured from the time of going low S-UB or low S-LB to the end of write.
- 4. tas is measured from the address valid to beginning of write.
- 5. two is measured from the end of write to the address change. two applies in case a write ends at $S-\overline{CE}_1$ going high, $S-\overline{CE}_2$ going low or $S-\overline{WE}$ going high.
- 6. S-UB and S-LB need to make the time of start of a cycle, and an end "high" level for reservation of tas and twr.

14. Data Retention Characteristics for SRAM


 $(T_A = -25^{\circ}C \text{ to } +85^{\circ}C)$

Symbol	Symbol Parameter		Min.	Typ. ⁽¹⁾	Max.	Unit	Conditions
V _{CCDR}	Data Retention Supply voltage	2	1.5		3.6	V	$S-CE_2 \le 0.2V$ or $S-\overline{CE}_1 \ge S-V_{CC} - 0.2V$
I _{CCDR}	Data Retention Supply current	2		0.5	10	μА	$S-V_{CC} = 3.0V$ $S-CE_2 \le 0.2V \text{ or }$ $S-\overline{CE}_1 \ge S-V_{CC} - 0.2V$
t _{CDR}	Chip enable setup time		0			ns	
t _R	Chip enable hold time		t _{RC}			ns	

Notes

- 1. Reference value at $T_A = 25$ °C, $S-V_{CC} = 3.0$ V.
- 2. $S-\overline{CE}_1 \ge S-V_{CC} 0.2V$, $S-CE_2 \ge S-V_{CC} 0.2V$ ($S-\overline{CE}_1$ controlled) or $S-CE_2 \le 0.2V$ ($S-CE_2$ controlled).


Data Retention timing chart (S-\overline{CE}_1 Controlled)(1)



Note:

1. To control the data retention mode at S-CE₁, fix the input level of S-CE₂ between V_{CCDR} and V_{CCDR}-0.2V or 0V or 0.2V and during the data retention mode.

Data Retention timing chart (S-CE2 Controlled)



15. Notes

This product is a stacked CSP package that a 16M (x16) bit Flash Memory and a 2M (x16) bit SRAM are assembled into.

- Supply Power

Maximum difference (between F-V_{CC} and S-V_{CC}) of the voltage is less than 0.3V.

- Power Supply and Chip Enable of Flash Memory and SRAM

 $S-\overline{CE}_1 \text{ should not be "low" and } S-CE_2 \text{ should not be "high" when } F-\overline{CE} \text{ is "low" simultaneously.}$

If the two memories are active together, possibly they may not operate normally by interference noises or data collision on DQ bus.

Both F-V_{CC} and S-V_{CC} are needed to be applied by the recommended supply voltage at the same time expect SRAM data retention mode.

- Power Up Sequence

When turning on Flash memory power supply, keep $F-\overline{RP}$ "low". After $F-V_{CC}$ reaches over 2.7V, keep $F-\overline{RP}$ "low" for more than 100nsec.

- Device Decoupling

The power supply is needed to be designed carefully because one of the SRAM and the Flash Memory is in standby mode when the other is active. A careful decoupling of power supplies is necessary between SRAM and Flash Memory. Note peak current caused by transition of control signals (F- \overline{CE} , S- \overline{CE} ₁, S- \overline{CE} ₂).

16. Flash Memory Data Protection

Noises having a level exceeding the limit specified in the specification may be generated under specific operating conditions on some systems. Such noises, when induced onto $F-\overline{WE}$ signal or power supply, may be interpreted as false commands, causing undesired memory updating. To protect the data stored in the flash memory against unwanted writing, systems operating with the flash memory should have the following write protect designs, as appropriate.

- The below describes data protection method.
 - 1. Protecting data in specific block
 - By setting a F-WP to low, only the boot block can be protected against overwriting. Parameter and main blocks cannot be locked. System program, etc., can be locked by storing them in the boot block. For further information on setting/resetting of lock bit, and controlling of F-WP and F-RP refer to the specification. (See Chapter 5. Command Definitions for Flash Memory)
 - 2. Data Protection through F-V_{CCW}
 - When the level of F-V_{CCW} is lower than V_{CCWLK} (lockout voltage), write operation on the flash memory is
 disabled. All blocks are locked and the data in the blocks are completely write protected. For the lockout
 voltage, refer to specification. (See Chapter 11. DC Electrical Characteristics)
- Data Protection during voltage transition
 - 1. Data protection thorough F-RP
 - When the F-RP is kept low during power up and power down sequence, write operation on the flash memory is disabled, write protecting all blocks.
 - For the details of F-RP control, refer to the specification. (See Chapter 12. AC Electrical Characteristics for Flash Memory)

17. Design Considerations

1. Power Supply Decoupling

To avoid a bad effect to the system by flash memory power switching characteristics, each device should have a $0.1\mu F$ ceramic capacitor connected between its F-V $_{CC}$ and GND and between its F-V $_{CCW}$ and GND. Low inductance capacitors should be placed as close as possible to package leads.

2. F-V_{CCW} Trace on Printed Circuit Boards

Updating the memory contents of flash memories that reside in the target system requires that the printed circuit board designer pay attention to the F-V_{CCW} Power Supply trace. Use similar trace widths and layout considerations given to the F-V_{CC} power bus.

3. The Inhibition of Overwrite Operation

Please do not execute reprogramming "0" for the bit which has already been programed "0". Overwrite operation may generate unerasable bit.

In case of reprogramming "0" to the data which has been programed "1".

- Program "0" for the bit in which you want to change data from "1" to "0".
- Program "1" for the bit which has already been programmed "0".

For example, changing data from "1011110110111101" to "1010110110111100" requires "1110111111111110" programming.

4. Power Supply

Block erase, full chip erase, word write and lock-bit configuration with an invalid $F-V_{CCW}$ (See 11. DC Electrical Characteristics) produce spurious results and should not be attempted.

Device operations at invalid F-V_{CC} voltage (See Chapter 11. DC Electrical Characteristics) produce spurious results and should not be attempted.

18. Related Document Information⁽¹⁾

Document No.	Document Name					
FUM99902	LH28F160BJ, LH28F320BJ Series Appendix					


Note:

1. International customers should contact their local SHARP or distribution sales offices.

A-1 RECOMMENDED OPERATING CONDITIONS

A-1.1 At Device Power-Up

AC timing illustrated in Figure A-1 is recommended for the supply voltages and the control signals at device power-up. If the timing in the figure is ignored, the device may not operate correctly.



*1 To prevent the unwanted writes, system designers should consider the F-V_{CCW} (F-V_{PP}) switch, which connects F-V_{CCW} (F-V_{PP}) to GND during read operations and V_{CCWH1/2} (V_{PPH1/2}) during write or erase operations. See the application note AP-007-SW-E for details.

Figure A-1. AC Timing at Device Power-Up

For the AC specifications t_{VR} , t_R , t_F in the figure, refer to the next page. See the "AC Electrical Characteristics for Flash Memory" described in specifications for the supply voltage range, the operating temperature and the AC specifications not shown in the next page.

A-1.1.1 Rise and Fall Time

Symbol	Parameter	Notes	Min.	Max.	Unit
t_{VR}	F-V _{CC} Rise Time	1	0.5	30000	μs/V
t _R	Input Signal Rise Time	1, 2		1	μs/V
t _F	Input Signal Fall Time	1, 2		1	μs/V

NOTES:

- 1. Sampled, not 100% tested.
- 2. This specification is applied for not only the device power-up but also the normal operations. t_R (Max.) and t_F (Max.) for F-RP are 50 μ s/V.

A-1.2 Glitch Noises

Do not input the glitch noises which are below V_{IH} (Min.) or above V_{IL} (Max.) on address, data, reset, and control signals, as shown in Figure A-2 (b). The acceptable glitch noises are illustrated in Figure A-2 (a).




Figure A-2. Waveform for Glitch Noises

See the "DC Electrical Characteristics" described in specifications for V_{IH} (Min.) and V_{IL} (Max.).

A-2 RELATED DOCUMENT INFORMATION⁽¹⁾

Document No.	Document Name
AP-001-SD-E	Flash Memory Family Software Drivers
AP-006-PT-E	Data Protection Method of SHARP Flash Memory
AP-007-SW-E	RP#, V _{PP} Electric Potential Switching Circuit

NOTE:

1. l	International	customers	should	contact	their	local	SHAR	P or	distribution :	sales	office.
------	---------------	-----------	--------	---------	-------	-------	------	------	----------------	-------	---------