


Hex D-Type Flip-Flop Single-Rail Output/Common Direct Clear

The LS174 is a bipolar, NPN, sealed-junction, silicon integrated circuit. It is manufactured in low-power Schottky technology and is available in a wire-bonded, 16-pin plastic DIP or surface mount package. The flip-flops are positive-edge triggered.



Truth Table (Each Flip-Flop)

Inputs		Outputs	
Clear	Clock	D	Q
L	X	X	L
H	↑	H	H
H	↑	L	L
H	L	X	Q ₀

H = High Level (steady state)


L = Low Level (steady state)

X = Irrelevant

↑ = Transition from low to high level

Q₀ = The level of Q before the indicated steady state input conditions were established

Logic Diagram



Electrical Characteristics

V_{CC} = 5.0 ± 0.5 V, TA = -55 to +125°C (WA-LS)

V_{CC} = 5.0 ± 0.25 V, TA = 0 to 70°C (WP90226L2)

V_{CC} = 5.0 ± 0.5 V, TA = -40 to +85°C (WA-LSD, WP91399L1)

			WA-LS		WP, WA-LSD		
Parameter		Symbol	Min	Max	Min	Max	Units
Output Voltage, V _{CC} = 4.5 V (WA-LS), 4.75 V (WP, WA-LSD)	Low, I _{OL} = 4.0 mA I _{OL} = 8.0 mA High, I _{OH} = -0.4 mA	V _{OL} V _{OL} V _{OH}	— — 2.5	0.4 0.5 —	— — 2.7	0.4 0.5 —	V V V
Input Voltage, V _{CC} = 4.5 V (WA-LS), 4.75 V (WP, WA-LSD)	Low High Clamp, I _{IN} = -18.0 mA	V _{IL} V _{IH} V _{IK}	— 2.0 —	0.7 7.5 -1.5	— 2.0 —	0.8* 5.5 -1.5	V V V
Input Current, V _{CC} = 5.5 V (WA-LS), 5.25 V (WP, WA-LSD)	Low, V _{IL} = 0.4 V High, V _{IH} = 2.7 V @ V _I max, V _I = 7.0 V	I _{IL} I _{IH} I _I	— — —	-0.4 20.0 0.1	— — —	-0.4 20.0 0.1	mA μA mA
Output Current, V _{CC} = 5.5 V (WA-LS), 5.25 V (WP, WA-LSD) Short-Circuit		I _{OS}	-20.0	-100.0	-20.0	-100.0	mA
Supply Current, V _{CC} = 5.5 V (Outputs Open, Data and Clear High, Clock Momentary Ground; then High)		I _{CC}	—	26.0	—	26.0	mA

* WA-LSD, WP91399L1: V_{IL} = 0.7 V


Timing Characteristics

V_{CC} = 5.0 V, TA = 25°C, C_L = 15 pF

		WA-LS		WP, WA-LSD		
Parameter	Symbol	Min	Max	Min	Max	Units
Propagation Delay Clear-to-Output High-to-Low	t _{PHL}	—	35.0	—	35.0	ns
Clock-to-Output Low-to-High High-to-Low	t _{PLH} t _{PHL}	— —	30.0 30.0	— —	30.0 30.0	ns ns
Operating Conditions Width of Clock Pulse Setup Time Data, Low High Clear Inactive State, Low High	t _W t _{DLS} t _{DSH} t _{DLS} t _{DSH}	20.0 20.0 20.0 20.0 20.0	— — — — —	20.0 20.0 20.0 20.0 20.0	— — — — —	ns ns ns ns ns
Data Hold Time, Low High Maximum Clock Frequency	t _{DHL} t _{DHH} f _{max}	5.0 5.0 30.0	— — —	5.0 5.0 30.0	— — —	ns ns MHz

Maximum Ratings

Power supply voltage (V _{CC})	7.0 V
Operating temperature (T _A)	WA-LS: -55 to +125°C WP90226L2: 0 to 70°C WA-LSD, WP91399L1: -40 to +85°C -40 to +125°C
Storage temperature (T _{STG})	
Maximum ratings are defined as the limiting conditions that the user can apply to the device under all variations of circuit and environmental conditions. If any rating is exceeded, permanent damage to the device may result.	
Bonding or soldering of the external leads of this device can be performed safely at temperatures up to 300°C.	

Timing Diagrams

THE SHADED AREAS INDICATE WHEN THE INPUT IS PERMITTED
TO CHANGE FOR PREDICTABLE OUTPUT PERFORMANCE

Figure 1. Data Set-Up and Hold Times




Figure 2. Clear Pulse Width, Clear to Output Delay, and Clear to Clock Clearing