DR-11525





16-BIT HIGH FREQUENCY HYBRID DIGITAL-TO-RESOLVER D/R CONVERTER

DESCRIPTION

The DR-11525 is a versatile multiplying digital-to-resolver converter. The digital input represents an angle, and the output is resolver type, sin/cos. The reference input will accept any waveform, even a sawtooth for CRT drive. Because the reference is dccoupled to the output, the DR-11525 can be used as: a digital-to-resolver converter using a sinusoidal reference as an input; a digital-to-sin/cos dc converter using a dc reference; or a polar-to-rectangular converter using a reference input proportional to the radius vector; or a rotating cartwheel sweep generator for PPI displays using a sawtooth reference.

Packaged in a 36-pin DDIP, the DR-11525 is a complete D/R converter in one hybrid module. Hybrid technology results in low weight, low power consumption, very high reliability, and a wide operating temperature range. The DR-11525 circuit design allows for higher accuracy and reduces the output scale factor variation so that the output can drive displays directly. The output line-to-ground voltage can be scaled by external resistors. The DR-11525 also includes high ac and dc common mode rejection at the reference input

APPLICATIONS

Because of its high reliability, small size and low power consumption, the hybrid DR-11525 is ideal for the most stringent and severe industrial and military ground or avionics applications. All units are available with MIL-PRF-38534 processing as a standard option.

Among the many possible applications are computer-based systems in which digital angle information is processed, such as synchro/resolver simulators, flight trainers, flight instrumentation, fire control systems, IR, radar and navigation systems. In addition, the DR-11525 is ideal for motor and robotic control test systems.

FEATURES

- Accuracy Up to 1 Minute
- Operational Up to 10 kHz
- 2 Vrms, 6.81 Vrms, 11.8 VL-L, or Scalable Resolver Outputs
- 2 mA rms Output
- 16-Bit Resolution
- 8-Bit/2-Byte Double Buffered Transparent Latches
- DC-Coupled Reference Accepts Any Waveform
- High-Rel CMOS D/R Chip
- No +5 V Supply Required




FIGURE 1. DR-11525 BLOCK DIAGRAM

TABLE 1. DR-11525 SPECIFICATIONS

Apply over temperature range, power supply range, reference voltage and frequency range, and 10% harmonic distortion in the reference.

PARAMETER	UNIT	VALUE					
RESOLUTION	Bits	16					
	ACCURACY and DYNAMICS						
Output Accuracy	Minutes	\pm 4 to \pm 1 min. (See Ordering info.) 1 minute part: 1 min up to 1 kHz, 1.5 min for 1 to 5 kHz, and 3 min for 5 to 10 kHz (guaranteed by design - tested at 5 kHz)					
Differential Linearity Output Setting Time	LSB µsec	±1 max Less than 20 for any digital step change					
DIGITAL INPUT							
Logic Type Load Current	μΑ	Natural binary angle, parallel positive logic CMOS and TTL compatible. Inputs are CMOS transient protected. Logic 0 = 0 to +1 V Logic 1 = +2.2 V to +5 V 20 max to GND (bits <u>1-16)</u> 20 max to +5 V (LL, LM, LA) See Timing Diagram (FIGURE 2.).					
REFERENCE INPUT		- se i ming bidgi					
Туре		Three differential solid-state inputs: two for standard 26 V, one programmable.					
Frequency Range	Hz	DC to 10 k					
Standard Input Voltage (Note 1)							
RH3-RL3	V	4.4					
RH2-RL2 RH-RL	V	26 26					
	v	20					
Input Impedance Single-Ended:RH-gnd Differential: RH to RL	k ohm k ohm	100 ±0.5% 200 ±0.5%					
ANALOG OUTPUT Type Output Current	mA rms	Resolver 2 max					
Standard Output Voltage (Note 2)		(Tracks Reference Input Voltage)					
RH-RL	Vrms _{L-L}	11.8 nominal					
RH2-RL2	Vrms	6.81 (single ended)					
RH3-RL3 Transform. Ratio Tol.	Vrms %	2.0 nominal (single ended)					
Scale Factor Variation	%	±0.5 max ±0.1 max					
DC Offset Single ended	mV	±15 max Varies with input angle.					
POWER SUPPLIES		.45 50/					
Voltage	V	+15 ±5%	-15 ±5%				
Max voltage without Current or Impedance	mAmax	+18 V 35+ load current	-18 V 35+ load current				
TEMPERATURE RAN	IGES (CA	SE)					
Operation		FF 12 1405					
-1 Option	°C °C	-55 to +125					
-3 Option Storage	℃ ℃	0 to +70 -55 to +135					
	-						
PHYSICAL CHARAC							
Type Size	in.(mm)	36 pin DDIP 0.78 x 1.9 x 0.21 (19.7 x 48.1 x 5.3)					
Weight	oz (g)	0.85 (24)					
Notes: 1) Maximum reference input RH-RI = 26 V +10%; RH2-RI 2 = 26 V +10%;							

Notes: 1) Maximum reference input RH-RL = 26 V +10%; RH2-RL2 = 26 V +10%; RH3-RL3 = 16.4 V.

 Minumum voltage output (when using scalable reference input) is 1 V differential or 0.5 V single ended.

3) Differential is line-to-line (L-L); single ended is line-to-ground (L-gnd).

INTRODUCTION

As shown in FIGURE 1, the signal conversion in the DR-11525 is performed by a high-accuracy digital-to-resolver converter whose sin and cos outputs have a low scale factor variation as a function of the digital input angle. This resolver output is amplified by scaling amplifiers for resolver output. The output line currents can be 2 mA rms max, which is sufficient for driving R/D converters, solid-state control transformers, and displays. Output power amplifiers will be required, however, for driving electromechanical devices such as synchros and resolvers.

The reference conditioner has a differential input with high ac and dc common mode rejection, so that a reference isolation transformer will seldom be required. There are three sets of reference inputs which provide three different input/output ratios. The RH-RL input provides a 0.45 ratio between the reference input and the signal output and is designed to provide 11.8 VL-L differential output for a 26 Vrms reference input. The RH2-RL2 input provides a 0.52 ratio between the reference input and the signal output for a 26 Vrms reference input. The RH3-RL3 input provides a 0.91 ratio between the reference input and the signal output for a 26 Vrms reference input. The RH3-RL3 input provides a 0.91 ratio between the reference input and the signal output and is designed to provide a 2 Vrms single-ended output for a 4.4 Vrms reference input. Series resistors can be added to accommodate higher reference levels or to reduce the output level.

The reference conditioner output -R is intended for test purposes. For a 26 Vrms nominal input to RH, RL, -R should be 5.9 Vrms.

The timing relationship of \overline{LL} , \overline{LM} , and \overline{LA} is shown in FIGURE 2 as a design reference.

OUTPUT SCALING AND REF. LEVEL ADJUSTMENT

The DR-11525 operates like a multiplying D/A converter in that the voltage of each output line is directly proportional to the reference voltage. Reference FIGURE 3.

The magnitude of the resistors, R', in ohms is calculated as follows:

For RH-RL: VOUT_{L-L} 45.38k

$$\overline{\text{Vin}} = \frac{100\text{k} + \text{R}}{100\text{k} + \text{R}}$$




FIGURE 2. LL, LM, LA TIMING DIAGRAM

*For RH2-RL2:
$$V_{\text{UN}} = \frac{45.38k}{86.63k + R'}$$

*For RH3-RL3: $V_{OUT_{L}-L} = \frac{45.38k}{49.92k + R'}$

*Note: For RH2, RL2 and RH3, RL3: Vout(single-ended) = 1/2 Vout_L.

OUTPUT PHASING AND OUTPUT SCALE FACTOR

The analog output signals have the following phasing:

Resolver output: S3—S1 = (RH - RL)A_o(1 + A(θ)) sin θ S2—S4 = (RH - RL)A_o(1 + A(θ)) cos θ

The output amplifiers simultaneously track reference voltage fluctuations because they are proportional to (RH - RL). The transformation ratio A_o is 11.8/26 for 11.8 Vrms_{L-L} output. The maximum variation in A_o from all causes is \pm 0.2%. The term A(θ) represents the variation of the amplitude with the digital signal input angle. A(θ), which is called the scale factor variation, is a




FIGURE 4. DIFFERENTIAL RESOLVER OUTPUT

S4

smooth function of (θ) without discontinuities and is less than ±0.05% for all values of (θ). The total maximum variation in A₀[1 + A(θ)] is therefore ± 0.25%.

Because the amplitude factor (RH - RL)A_o(1 + A(θ)) varies simultaneously on all output lines, it will not be a source of error when the DR-11525 is to drive a ratiometric system such as a synchro or resolver. However, if the outputs are used independently, as in x-y plotters, the amplitude variations must be taken into account.

TABLE 2. PIN CONNECTION TABLE						
PIN	NAME	PIN	NAME	PIN	NAME	
1	NC	13	Bit 13	25	Bit 1 (MSB)	
2	+15V	14	Bit 12	26	Bit 15	
3	GND	15	Bit 11	27	Bit 16 (LSB)	
4	-15V	16	Bit 10	28	LM	
5	RH2 (6.81V)	17	Bit 9	29		
6	RL2 (6.81V)	18	Bit 8	30	LA	
7	-R	19	Bit 7	31	S4 (-COS)	
8	RL (11.8V)	20	Bit 6	32	S1 (-SIN)	
9	RL3 (2V)	21	Bit 5	33	NC	
10	RH (11.8V)	22	Bit 4	34	NC	
11	RH3 (2V)	23	Bit 3	35	S3 (+SIN)	
12	Bit 14	24	Bit 2	36	S2 (+COS)	

Notes:

- 1. -R (Pin 7) can be used for test purposes to detect whether a reference signal is present. See block diagram.
- 2. Functions LL, LA, and LM may be left unconnected when not used.
- 3. External scaling resistor pin 11 RH3 output pins (31, 32, 35, 36).
- 4. RH and RL (pins 10, 8) 26 V reference with differential outputs on pins 35, 36, 32, 31.
- 5. RH2 and RL2 (pins 5, 6) 26 V reference with single-ended output on pins 35, 36.
- 6. RH3 and RL3 (pins 11, 9) 4.4 V reference with single-ended outputs on pins 35, 36.





FIGURE 5. SINGLE-ENDED RESOLVER OUTPUT

S4



The information provided in this data sheet is believed to be accurate; however, no responsibility

is assumed by Data Device Corporation for its use, and no license or rights

are granted by implication or otherwise in connection therewith. Specifications are subject to change without notice.



105 Wilbur Place, Bohemia, New York 11716-2482

For Technical Support - 1-800-DDC-5757 ext. 7389 or 7413

Headquarters - Tel: (631) 567-5600 ext. 7389 or 7413, Fax: (631) 567-7358 Southeast - Tel: (703) 450-7900, Fax: (703) 450-6610 West Coast - Tel: (714) 895-9777, Fax: (714) 895-4988 Europe - Tel: +44-(0)1635-811140, Fax: +44-(0)1635-32264 Asia/Pacific - Tel: +81-(0)3-3814-7688, Fax: +81-(0)3-3814-7689 World Wide Web - http://www.ddc-web.com



PRINTED IN THE U.S.A.