

# Half-/Full-Bridge N-Channel Power MOSFET Drivers

July 1995

## FEATURES

- Floating Top Driver Switches Up to 60V
- Drives Gate of Top N-Channel MOSFET above Load HV Supply
- 180ns Transition Times Driving 10,000pF
- Adaptive Nonoverlapping Gate Drives Prevent Shoot-Through
- Top Drive Protection at High Duty Cycles
- TTL/CMOS Input Levels
- Undervoltage Lockout with Hysteresis
- Operates at Supply Voltages from 10V to 15V
- Separate Top and Bottom Drive Pins

## APPLICATIONS

- PWM of High Current Inductive Loads
- Half-Bridge and Full-Bridge Motor Control
- Synchronous Step-Down Switching Regulators
- 3-Phase Brushless Motor Drive
- High Current Transducer Drivers
- Class D Power Amplifiers

## DESCRIPTION

The LT<sup>®</sup>1160/LT1162 are cost effective half-/full-bridge N-channel power MOSFET drivers. The floating driver can drive the top side N-channel power MOSFETs operating off a high voltage (HV) rail of up to 60V (absolute maximum).


The internal logic prevents the inputs from turning the power MOSFETs in a half-bridge on at the same time. Its unique adaptive protection against shoot-through currents eliminates all matching requirements for the two MOSFETs. This greatly eases the design of high efficiency motor control and switching regulator systems.

During low supply or start-up conditions, the undervoltage lockout actively pulls the driver outputs low to prevent the power MOSFETs from being partially turned on. The 0.5V hysteresis allows reliable operation even with slowly varying supplies.

The LT1162 is a dual version of the LT1160 and is available in a 24-pin PDIP or in a 24-pin SO Wide package.

LT, LTC and LT are registered trademarks of Linear Technology Corporation.

## TYPICAL APPLICATION



IN TOP	IN BOTTOM	T GATE DR	B GATE DR
L	L	L	L
L	H	L	H
H	L	H	L
H	H	L	L

1160 TA01

13

## ABSOLUTE MAXIMUM RATINGS

Supply Voltage (Note 1)	20V
Boost Voltage	75V
Peak Output Currents ( $< 10\mu\text{s}$ )	1.5A
Input Pin Voltages	$-0.3\text{V}$ to $V^+ + 0.3\text{V}$
Top Source Voltage	$-5\text{V}$ to $60\text{V}$
Boost to Source Voltage	$-0.3\text{V}$ to $20\text{V}$

### Operating Temperature Range

Commercial	$0^\circ\text{C}$ to $70^\circ\text{C}$
Industrial	$-40^\circ\text{C}$ to $85^\circ\text{C}$
Junction Temperature (Note 2)	$125^\circ\text{C}$
Storage Temperature Range	$-65^\circ\text{C}$ to $150^\circ\text{C}$
Lead Temperature (Soldering, 10 sec)	$300^\circ\text{C}$

## PACKAGE/ORDER INFORMATION

<p>TOP VIEW</p> <p> <b>LT1160CN</b>  <b>LT1160CS</b>  <b>LT1160IN</b>  <b>LT1160IS</b> </p> <p>           N PACKAGE            14-LEAD PDIP            S PACKAGE            14-LEAD PLASTIC SO         </p> <p> <math>T_{JMAX} = 125^\circ\text{C}</math>, <math>\theta_{JA} = 70^\circ\text{C/W}</math> (N)  <math>T_{JMAX} = 125^\circ\text{C}</math>, <math>\theta_{JA} = 110^\circ\text{C/W}</math> (S)         </p>	<p>ORDER PART NUMBER</p>	<p>TOP VIEW</p> <p> <b>LT1162CN</b>  <b>LT1162CSW</b>  <b>LT1162IN</b>  <b>LT1162ISW</b> </p> <p>           N PACKAGE            24-LEAD PDIP            SW PACKAGE            24-LEAD PLASTIC SO WIDE         </p> <p> <math>T_{JMAX} = 125^\circ\text{C}</math>, <math>\theta_{JA} = 58^\circ\text{C/W}</math> (N)  <math>T_{JMAX} = 125^\circ\text{C}</math>, <math>\theta_{JA} = 80^\circ\text{C/W}</math> (SW)         </p>	<p>ORDER PART NUMBER</p>
--	--------------------------	--	--------------------------

Consult factory for Military grade parts.

## ELECTRICAL CHARACTERISTICS

Test Circuit,  $T_A = 25^\circ\text{C}$ ,  $V^+ = V_{BOOST} = 12\text{V}$ ,  $V_{TSOURCE} = 0\text{V}$ ,  $C_{GATE} = 3000\text{pF}$ .

Gate Feedback pins connected to Gate Drive pins, unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
$I_S$	DC Supply Current (Note 3)	$V^+ = 15\text{V}$ , $V_{INTOP} = 0.8\text{V}$ , $V_{INBOTTOM} = 2\text{V}$ $V^+ = 15\text{V}$ , $V_{INTOP} = 2\text{V}$ , $V_{INBOTTOM} = 0.8\text{V}$ $V^+ = 15\text{V}$ , $V_{INTOP} = 0.8\text{V}$ , $V_{INBOTTOM} = 0.8\text{V}$	7	11	15	mA
$I_{BOOST}$	Boost Current (Note 3)	$V^+ = 15\text{V}$ , $V_{TSOURCE} = 60\text{V}$ , $V_{BOOST} = 75\text{V}$ , $V_{INTOP} = V_{INBOTTOM} = 0.8\text{V}$	3	4.5	6	mA
$V_{IL}$	Input Logic Low		●	1.4	0.8	V
$V_{IH}$	Input Logic High		●	2	1.7	V
$I_{IN}$	Input Current	$V_{INTOP} = V_{INBOTTOM} = 4\text{V}$	●	7	25	$\mu\text{A}$
$V^+_{UVH}$	$V^+$ Undervoltage Start-Up Threshold		8.3	8.8	9.3	V
$V^+_{UVL}$	$V^+$ Undervoltage Shutdown Threshold		7.8	8.3	8.8	V
$V_{BUVH}$	$V_{BOOST}$ Undervoltage Start-Up Threshold	$V_{TSOURCE} = 60\text{V}$ ( $V_{BOOST} - V_{TSOURCE}$ )	8.8	9.3	9.8	V
$V_{BUVL}$	$V_{BOOST}$ Undervoltage Shutdown Threshold	$V_{TSOURCE} = 60\text{V}$ ( $V_{BOOST} - V_{TSOURCE}$ )	8.2	8.7	9.2	V

**ELECTRICAL CHARACTERISTICS** Test Circuit,  $T_A = 25^\circ\text{C}$ ,  $V^+ = V_{\text{BOOST}} = 12\text{V}$ ,  $V_{\text{TSOURCE}} = 0\text{V}$ ,  $C_{\text{GATE}} = 3000\text{pF}$ .

Gate Feedback pins connected to Gate Drive pins, unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
$I_{\text{LEAK}}$	Undervoltage Output Leakage	$V^+ = 15\text{V}$	●		0.1	5	$\mu\text{A}$
$V_{\text{SAT}}$	Undervoltage Output Saturation	$V^+ = 7.5\text{V}$ , $I_A = 2.5\text{mA}$	●		0.2	0.4	V
$V_{\text{OH}}$	Top Gate ON Voltage	$V_{\text{INTOP}} = 2\text{V}$ , $V_{\text{INBOTTOM}} = 0.8\text{V}$	●	11	11.3	12	V
	Bottom Gate ON Voltage	$V_{\text{INTOP}} = 0.8\text{V}$ , $V_{\text{INBOTTOM}} = 2\text{V}$	●	11	11.3	12	V
$V_{\text{OL}}$	Top Gate OFF Voltage	$V_{\text{INTOP}} = 0.8\text{V}$ , $V_{\text{INBOTTOM}} = 2\text{V}$	●		0.4	0.7	V
	Bottom Gate OFF Voltage	$V_{\text{INTOP}} = 2\text{V}$ , $V_{\text{INBOTTOM}} = 0.8\text{V}$	●		0.4	0.7	V
$t_r$	Top Gate Rise Time	$V_{\text{INTOP}}$ (+) Transition, $V_{\text{INBOTTOM}} = 0.8\text{V}$ , Measured at $V_{\text{TGATE DR}}$ (Note 4)	●		130	200	ns
	Bottom Gate Rise Time	$V_{\text{INBOTTOM}}$ (+) Transition, $V_{\text{INTOP}} = 0.8\text{V}$ , Measured at $V_{\text{BGATE DR}}$ (Note 4)	●		90	200	ns
$t_f$	Top Gate Fall Time	$V_{\text{INTOP}}$ (–) Transition, $V_{\text{INBOTTOM}} = 0.8\text{V}$ , Measured at $V_{\text{TGATE DR}}$ (Note 4)	●		60	140	ns
	Bottom Gate Fall Time	$V_{\text{INBOTTOM}}$ (–) Transition, $V_{\text{INTOP}} = 0.8\text{V}$ , Measured at $V_{\text{BGATE DR}}$ (Note 4)	●		60	140	ns
$t_{\text{D1}}$	Top Gate Turn On Delay	$V_{\text{INTOP}}$ (+) Transition, $V_{\text{INBOTTOM}} = 0.8\text{V}$ , Measured at $V_{\text{TGATE DR}}$ (Note 4)	●		250	500	ns
	Bottom Gate Turn On Delay	$V_{\text{INBOTTOM}}$ (+) Transition, $V_{\text{INTOP}} = 0.8\text{V}$ , Measured at $V_{\text{BGATE DR}}$ (Note 4)	●		200	400	ns
$t_{\text{D2}}$	Top Gate Turn Off Delay	$V_{\text{INTOP}}$ (–) Transition, $V_{\text{INBOTTOM}} = 0.8\text{V}$ , Measured at $V_{\text{TGATE DR}}$ (Note 4)	●		300	600	ns
	Bottom Gate Turn Off Delay	$V_{\text{INBOTTOM}}$ (–) Transition, $V_{\text{INTOP}} = 0.8\text{V}$ , Measured at $V_{\text{BGATE DR}}$ (Note 4)	●		200	400	ns
$t_{\text{D3}}$	Top Gate Lockout Delay	$V_{\text{INBOTTOM}}$ (+) Transition, $V_{\text{INTOP}} = 2\text{V}$ , Measured at $V_{\text{TGATE DR}}$ (Note 4)	●		300	600	ns
	Bottom Gate Lockout Delay	$V_{\text{INTOP}}$ (+) Transition, $V_{\text{INBOTTOM}} = 2\text{V}$ , Measured at $V_{\text{BGATE DR}}$ (Note 4)	●		250	500	ns
$t_{\text{D4}}$	Top Gate Release Delay	$V_{\text{INBOTTOM}}$ (–) Transition, $V_{\text{INTOP}} = 2\text{V}$ , Measured at $V_{\text{TGATE DR}}$ (Note 4)	●		250	500	ns
	Bottom Gate Release Delay	$V_{\text{INTOP}}$ (–) Transition, $V_{\text{INBOTTOM}} = 2\text{V}$ , Measured at $V_{\text{BGATE DR}}$ (Note 4)	●		200	400	ns

The ● denotes specifications which apply over the full operating temperature range.

**Note 1:** For the LT1160, Pins 1, 10 should be connected together. For the LT1162, Pins 1, 7, 14, 20 should be connected together.

**Note 2:**  $T_J$  is calculated from the ambient temperature  $T_A$  and power dissipation  $P_D$  according to the following formulas:


$$\begin{aligned} \text{LT1160CN/LT1160IN: } T_J &= T_A + (P_D \times 70^\circ\text{C/W}) \\ \text{LT1160CS/LT1160IS: } T_J &= T_A + (P_D \times 110^\circ\text{C/W}) \\ \text{LT1162CN/LT1162IN: } T_J &= T_A + (P_D \times 58^\circ\text{C/W}) \\ \text{LT1162CS/LT1162IS: } T_J &= T_A + (P_D \times 80^\circ\text{C/W}) \end{aligned}$$

**Note 3:**  $I_S$  is the sum of currents through  $SV^+$ ,  $PV^+$  and Boost pins.  $I_{\text{BOOST}}$  is the current through the Boost pin. Dynamic supply current is higher due to the gate charge being delivered at the switching frequency. See Typical Performance Characteristics and Applications Information sections. The LT1160 = 1/2 LT1162.


**Note 4:** Gate rise times are measured from 2V to 10V and fall times are measured from 10V to 2V. Delay times are measured from the input transition to when the gate voltage has risen to 2V or decreased to 10V.

# TYPICAL PERFORMANCE CHARACTERISTICS (LT1160 or 1/2 LT1162)


**DC Supply Current vs Supply Voltage**




**DC Supply Current vs Temperature**




**DC + Dynamic Supply Current vs Input Frequency**




**DC + Dynamic Supply Current vs Input Frequency**




**Undervoltage Lockout (V<sup>+</sup>)**




**Undervoltage Lockout (V<sub>BOOST</sub>)**




**Input Threshold Voltage vs Temperature**



**Top or Bottom Input Pin Current vs Temperature**




**Top or Bottom Input Pin Current vs Input Voltage**




# TYPICAL PERFORMANCE CHARACTERISTICS (LT1160 or 1/2 LT1162)

**Bottom Gate Rise Time vs Temperature**




1160/62 G10

**Bottom Gate Fall Time vs Temperature**




1160/62 G11

**Top Gate Rise Time vs Temperature**




1160/62 G12

**Top Gate Fall Time vs Temperature**




11160/62 G13

**Turn On Delay Time vs Temperature**




1160/62 G14

**Turn Off Delay Time vs Temperature**




1160/62 G15

**Lockout Delay Time vs Temperature**



1160/62 G16

**Release Delay Time vs Temperature**



1160/62 G17

## PIN FUNCTIONS

### LT1160

**SV+ (Pin 1):** Main Signal Supply. Must be closely decoupled to the signal ground Pin 5.

**IN TOP (Pin 2):** Top Driver Input. Pin 2 is disabled when Pin 3 is high. A 3k input resistor followed by a 5V internal clamp prevents saturation of the input transistors.

**IN BOTTOM (Pin 3):** Bottom Driver Input. Pin 3 is disabled when Pin 2 is high. A 3k input resistor followed by a 5V internal clamp prevents saturation of the input transistors.

**UV OUT (Pin 4):** Undervoltage Output. Open collector NPN output which turns on when  $V^+$  drops below the undervoltage threshold.

**SGND (Pin 5):** Small Signal Ground. Must be routed separately from other grounds to the system ground.

**PGND (Pin 6):** Bottom Driver Power Ground. Connects to source of bottom N-channel MOSFET.

**B GATE FB (Pin 8):** Bottom Gate Feedback. Must connect directly to the bottom power MOSFET gate. The top MOSFET turn-on is inhibited until Pin 8 has discharged to below 2.5V.

**B GATE DR (Pin 9):** Bottom Gate Drive. The high current drive point for the bottom MOSFET. When a gate resistor is used it is inserted between Pin 9 and the gate of the MOSFET.

**PV+ (Pin 10):** Bottom Driver Supply. Must be connected to the same supply as Pin 1.

**T SOURCE (Pin 11):** Top Driver Return. Connects to the top MOSFET source and the low side of the bootstrap capacitor.

**T GATE FB (Pin 12):** Top Gate Feedback. Must connect directly to the top power MOSFET gate. The bottom MOSFET turn-on is inhibited until  $V_{12}-V_{11}$  has discharged to below 2.9V.

**T GATE DR (Pin 13):** Top Gate Drive. The high current drive point for the top MOSFET. When a gate resistor is used it is inserted between Pin 13 and the gate of the MOSFET.

**BOOST (Pin 14):** Top Driver Supply. Connects to the high side of the bootstrap capacitor.

### LT1162

**SV+ (Pins 1, 7):** Main Signal Supply. Must be closely decoupled to ground Pins 5 and 11.

**IN TOP (Pins 2, 8):** Top Driver Input. The Input Top is disabled when the Input Bottom is high. A 3k input resistor followed by a 5V internal clamp prevents saturation of the input transistors.

**IN BOTTOM (Pins 3, 9):** Bottom Driver Input. The Input Bottom is disabled when the Input Top is high. A 3k input resistor followed by a 5V internal clamp prevents saturation of the input transistors.

**UV OUT (Pins 4, 10):** Undervoltage Output. Open collector NPN output which turns on when  $V^+$  drops below the undervoltage threshold.

**GND (Pins 5, 11):** Ground Connection.

**B GATE FB (Pins 6, 12):** Bottom Gate Feedback. Must connect directly to the bottom power MOSFET gate. The top MOSFET turn-on is inhibited until Bottom Gate Feedback pins have discharged to below 2.5V.

**B GATE DR (Pins 13, 19):** Bottom Gate Drive. The high current drive point for the bottom MOSFET. When a gate resistor is used it is inserted between Bottom Gate Drive pin and the gate of the MOSFET.

**PV+ (Pins 14, 20):** Bottom Driver Supply. Must be connected to the same supply as Pins 1 and 7.


**T SOURCE (Pins 15, 21):** Top Driver Return. Connects to the top MOSFET source and the low side of the bootstrap capacitor.

**T GATE FB (Pins 16, 22):** Top Gate Feedback. Must connect directly to the top power MOSFET gate. The bottom MOSFET turn-on is inhibited until  $V_{TGF}-V_{TSOURCE}$  has discharged to below 2.9V.


**T GATE DR (Pins 17, 23):** Top Gate Drive. The high current drive point for the top MOSFET. When a gate resistor is used it is inserted between the Top Gate Drive pin and the gate of the MOSFET.

**BOOST (Pins 18, 24):** Top Driver Supply. Connects to the high side of the bootstrap capacitor.


# FUNCTIONAL DIAGRAM (LT1160 or 1/2 LT1162)



# TEST CIRCUIT (LT1160 or 1/2 LT1162)



## TIMING DIAGRAM



## OPERATION (Refer to Functional Diagram)

The LT1160 (or 1/2 LT1162) incorporates two independent driver channels with separate inputs and outputs. The inputs are TTL/CMOS compatible; they can withstand input voltages as high as  $V^+$ . The 1.4V input threshold is regulated and has 300mV of hysteresis. Both channels are noninverting drivers. The internal logic prevents both outputs from simultaneously turning on under any input conditions. When both inputs are high both outputs are actively held low.

The floating supply for the top driver is provided by a bootstrap capacitor between the Boost pin and the Top Source pin. This capacitor is recharged each time the negative plate goes low in PWM operation.

The undervoltage detection circuit disables both channels when  $V^+$  is below the undervoltage trip point. A separate

UV detect block disables the high side channel when  $V_{BOOST} - V_{TSOURCE}$  is below its own undervoltage trip point.

The top and bottom gate drivers in the LT1160 each utilize two gate connections: 1) a gate drive pin, which provides the turn on and turn off currents through an optional series gate resistor, and 2) a gate feedback pin which connects directly to the gate to monitor the gate-to-source voltage.

Whenever there is an input transition to command the outputs to change states, the LT1160 follows a logical sequence to turn off one MOSFET and turn on the other. First, turn off is initiated, then  $V_{GS}$  is monitored until it has decreased below the turn off threshold, and finally the other gate is turned on.



## APPLICATIONS INFORMATION

### Power MOSFET Selection

Since the LT1160 (or 1/2 LT1162) inherently protects the top and bottom MOSFETs from simultaneous conduction, there are no size or matching constraints. Therefore selection can be made based on the operating voltage and  $R_{DS(ON)}$  requirements. The MOSFET  $BV_{DSS}$  should be greater than the HV and should be increased to  $2 \times HV$  in harsh environments with frequent fault conditions. For the LT1160 maximum operating HV supply of 60V, the MOSFET  $BV_{DSS}$  should be from 60V to 120V.

The MOSFET  $R_{DS(ON)}$  is specified at  $T_J = 25^\circ\text{C}$  and is generally chosen based on the operating efficiency required as long as the maximum MOSFET junction temperature is not exceeded. The dissipation while each MOSFET is on is given by:

$$P = D(I_{DS})^2(1+\partial)R_{DS(ON)}$$

Where  $D$  is the duty cycle and  $\partial$  is the increase in  $R_{DS(ON)}$  at the anticipated MOSFET junction temperature. From this equation the required  $R_{DS(ON)}$  can be derived:

$$R_{DS(ON)} = \frac{P}{D(I_{DS})^2(1+\partial)}$$

For example, if the MOSFET loss is to be limited to 2W when operating at 5A and a 90% duty cycle, the required  $R_{DS(ON)}$  would be  $0.089\Omega/(1+\partial)$ .  $(1+\partial)$  is given for each MOSFET in the form of a normalized  $R_{DS(ON)}$  vs temperature curve, but  $\partial = 0.007/^\circ\text{C}$  can be used as an approximation for low voltage MOSFETs. Thus, if  $T_A = 85^\circ\text{C}$  and the available heat sinking has a thermal resistance of  $20^\circ\text{C/W}$ , the MOSFET junction temperature will be  $125^\circ\text{C}$  and  $\partial = 0.007(125 - 25) = 0.7$ . This means that the required  $R_{DS(ON)}$  of the MOSFET will be  $0.089\Omega/1.7 = 0.0523\Omega$ , which can be satisfied by an International Rectifier IRFZ34.

Transition losses result from the power dissipated in each MOSFET during the time it is transitioning from off to on, or from on to off. These losses are proportional to  $f \times (HV)^2$  and vary from insignificant to being a limiting factor on operating frequency in some high voltage applications.

### Paralleling MOSFETs

When the above calculations result in a lower  $R_{DS(ON)}$  than is economically feasible with a single MOSFET, two or more MOSFETs can be paralleled. The MOSFETs will inherently share the currents according to their  $R_{DS(ON)}$  ratio as long as they are thermally connected (e.g., on a common heat sink). The LT1160 top and bottom drivers can each drive five power MOSFETs in parallel with only a small loss in switching speeds (see Typical Performance Characteristics). A low value resistor ( $10\Omega$  to  $47\Omega$ ) in series with each individual MOSFET gate may be required to "decouple" each MOSFET from its neighbors to prevent high frequency oscillations (consult manufacturer's recommendations). If gate decoupling resistors are used the corresponding gate feedback pin can be connected to any one of the gates as shown in Figure 1.

Driving multiple MOSFETs in parallel may restrict the operating frequency to prevent overdissipation in the LT1160 (see the following Gate Charge and Driver Dissipation).




Figure 1. Paralleling MOSFETs

### Gate Charge and Driver Dissipation

A useful indicator of the load presented to the driver by a power MOSFET is the total gate charge  $Q_G$ , which includes the additional charge required by the gate-to-drain swing.  $Q_G$  is usually specified for  $V_{GS} = 10V$  and  $V_{DS} = 0.8V_{DS(MAX)}$ . When the supply current is measured in a switching application, it will be larger than given by the DC electrical characteristics because of the additional supply current associated with sourcing the MOSFET gate charge:

$$I_{SUPPLY} = I_{DC} + \left( \frac{dQ_G}{dt} \right)_{TOP} + \left( \frac{dQ_G}{dt} \right)_{BOTTOM}$$

## APPLICATIONS INFORMATION

The actual increase in supply current is slightly higher due to LT1160 switching losses and the fact that the gates are being charged to more than 10V. Supply Current vs Input Frequency is given in the Typical Performance Characteristics.

The LT1160 junction temperature can be estimated by using the equations given in Note 2 of the Electrical Characteristics. For example, the LT1160IS is limited to less than 31mA from a 12V supply:

$$\begin{aligned} T_J &= 85^\circ\text{C} + (31\text{mA} \times 12\text{V} \times 110^\circ\text{C/W}) \\ &= 126^\circ\text{C} \text{ exceeds absolute maximum} \end{aligned}$$

In order to prevent the maximum junction temperature from being exceeded, the LT1160 supply current must be verified while driving the full complement of the chosen MOSFET type at the maximum switching frequency.

### Ugly Transient Issues

In PWM applications the drain current of the top MOSFET is a square wave at the input frequency and duty cycle. To prevent large voltage transients at the top drain, a low ESR electrolytic capacitor must be used and returned to the power ground. The capacitor is generally in the range of 25 $\mu\text{F}$  to 5000 $\mu\text{F}$  and must be physically sized for the RMS current flowing in the drain to prevent heating and premature failure. In addition, the LT1160 requires a separate 10 $\mu\text{F}$  capacitor connected closely between Pins 1 and 5 (the LT1162 requires two 10 $\mu\text{F}$  capacitors connected between Pins 1 and 5, and Pins 7 and 11).

The LT1160 top source is internally protected against transients below ground and above supply. However, the gate drive pins cannot be forced below ground. In most applications, negative transients coupled from the source to the gate of the top MOSFET do not cause any problems.

### Switching Regulator Applications

The LT1160 (or 1/2 LT1162) is ideal as a synchronous switch driver to improve the efficiency of step-down (buck) switching regulators. Most step-down regulators use a high current Schottky diode to conduct the inductor current when the switch is off. The fractions of the oscil-

lator period that the switch is on (switch conducting) and off (diode conducting) are given by:

$$\text{Switch ON} = \left( \frac{V_{\text{OUT}}}{\text{HV}} \right) \times \text{Total Period}$$

$$\text{Switch OFF} = \left( \frac{\text{HV} - V_{\text{OUT}}}{\text{HV}} \right) \times \text{Total Period}$$

Note that for  $\text{HV} > 2V_{\text{OUT}}$  the switch is off longer than it is on, making the diode losses more significant than the switch. The worst case for the diode is during a short circuit, when  $V_{\text{OUT}}$  approaches zero and the diode conducts the short-circuit current almost continuously.

Figure 2 shows the LT1160 used to synchronously drive a pair of power MOSFETs in a step-down regulator application, where the top MOSFET is the switch and the bottom MOSFET replaces the Schottky diode. Since both conduction paths have low losses, this approach can result in very high efficiency (90% to 95%) in most applications. For regulators under 10A, using low  $R_{\text{DS(ON)}}$  N-channel MOSFETs eliminates the need for heat sinks.  $R_{\text{GS}}$  holds the top MOSFET off when HV is applied before the 12V supply.

One fundamental difference in the operation of a step-down regulator with synchronous switching is that it never becomes discontinuous at light loads. The inductor current doesn't stop ramping down when it reaches zero but actually reverses polarity resulting in a constant ripple current independent of load. This does not cause a significant efficiency loss (as might be expected) since the negative inductor current is returned to HV when the switch turns back on. However,  $I^2R$  losses will occur under these conditions due to the recirculating currents.


The LT1160 performs the synchronous MOSFET drive in a step-down switching regulator. A reference and PWM are required to complete the regulator. Any voltage mode or current mode PWM controller may be used but the LT3526 is particularly well-suited to high power, high efficiency applications such as the 10A circuit shown in Figure 4. In higher current regulators a small Schottky diode across the bottom MOSFET helps to reduce reverse-recovery switching losses.




To drive a DC motor in both directions the LT1162 can be used to drive an H-bridge output stage. In this configuration the motor can be made to run clockwise, counterclockwise, stop rapidly ("plugging" braking) or free run (coast) to a stop. A very rapid stop may be achieved by reversing the current, though this requires more careful design to stop the motor dead. In practice a closed-loop control system with tachometric feedback is usually necessary.

### Figure 3. Driving a Supply Referenced Motor


## TYPICAL APPLICATIONS



### Figure 4. 90% Efficiency, 40V to 5V 10A Low Dropout Voltage Mode Switching Regulator



**Figure 5. 90% Efficiency, 40V to 5V 10A Low Dropout Current Mode Switching Regulator**



## RELATED PARTS



LINEAR  
TECHNOLOGY

13-15