

DS1230Y/AB 256K Nonvolatile SRAM

FEATURES

- 10 years minimum data retention in the absence of external power
- Data is automatically protected during power loss
- DIP-package devices directly replace 32K x 8 volatile static RAM or EEPROM
- Unlimited write cycles
- Low-power CMOS
- · Read and write access times as fast as 70 ns
- Lithium energy source is electrically disconnected to retain freshness until power is applied for the first time
- Full ±10% V_{CC} operating range (DS1230Y)
- Optional ±5% V_{CC} operating range (DS1230AB)
- Optional industrial temperature range of -40°C to +85°C, designated IND
- JEDEC standard 28-pin DIP package
- Low Profile Module (LPM) package
 - Fits into standard 68-pin PLCC surface-mountable sockets
 - 250 mil package height

PIN DESCRIPTION

 A0 - A14
 Address Inputs

 DQ0 - DQ7
 Data In/Data Out

 CE
 Chip Enable


 WE
 Write Enable

 OE
 Output Enable


 V_{CC}
 Power (+5V)

 GND
 Ground

PIN ASSIGNMENT



28-PIN ENCAPSULATED PACKAGE 740 MIL EXTENDED



34-PIN LOW PROFILE MODULE (LPM)

©Copyright 1995 by Dallas Semiconductor Corporation. All Rights Reserved. For important information regarding petents and other intellectual property rights, please refer to Dallas Semiconductor data books.

100395 1/10

DESCRIPTION

The DS1230 256K Nonvolatile SRAMs are 262,144-bit, fully static, nonvolatile SRAMs organized as 32,768 words by 8 bits. Each NV SRAM has a self-contained lithium energy source and control circuitry which constantly monitors V_{CC} for an out-of-tolerance condition. When such a condition occurs, the lithium energy source is automatically switched on and write protection is unconditionally enabled to prevent data corruption. DIP-package DS1230 devices can be used in place of existing 32K x 8 static RAMs directly conforming to the popular bytewide 28-pin DIP standard. The DIP devices also match the pinout of 28256 EEPROMs, allowing direct substitution while enhancing performance. DS1230 devices in the Low Profile Module package are specifically designed for surface-mount applications. There is no limit on the number of write cycles that can be executed and no additional support circuitry is required for microprocessor interfacing.

READ MODE

The DS1230 devices execute a read cycle whenever \overline{WE} (Write Enable) is inactive (high) and \overline{CE} (Chip Enable) and \overline{OE} (Output Enable) are active (low). The unique address specified by the 15 address inputs (A₀ - A₁₄) defines which of the 32,768 bytes of data is to be accessed. Valid data will be available to the eight data output drivers within t_{ACC} (Access Time) after the last address input signal is stable, providing that \overline{CE} and \overline{OE} (Output Enable) access times are also satisfied. If \overline{OE} and \overline{CE} access times are not satisfied, then data access must be measured from the later occurring signal (\overline{CE} or \overline{OE}) and the limiting parameter is either t_{CO} for \overline{CE} or t_{OE} for \overline{OE} rather than address access.

WRITE MODE

The DS1230 devices execute a write cycle whenever the \overline{WE} and \overline{CE} signals are active (low) after address inputs are stable. The later occurring falling edge of \overline{CE} or

 $\overline{\text{WE}}$ will determine the start of the write cycle. The write cycle is terminated by the earlier rising edge of $\overline{\text{CE}}$ or $\overline{\text{WE}}$. All address inputs must be kept valid throughout the write cycle. $\overline{\text{WE}}$ must return to the high state for a minimum recovery time (t_{WR}) before another cycle can be initiated. The $\overline{\text{OE}}$ control signal should be kept inactive (high) during write cycles to avoid bus contention. However, if the output drivers are enabled ($\overline{\text{CE}}$ and $\overline{\text{OE}}$ active) then $\overline{\text{WE}}$ will disable the outputs in t_{ODW} from its falling edge.

DATA RETENTION MODE

The DS1230AB provides full functional capability for V_{CC} greater than 4.75 volts and write protects by 4.5 volts. The DS1230Y provides full functional capability for V_{CC} greater than 4.5 volts and write protects by 4.25 volts. Data is maintained in the absence of V_{CC} without any additional support circuitry. The nonvolatile static RAMs constantly monitor V_{CC}. Should the supply voltage decay, the NV SRAMs automatically write protect themselves, all inputs become "don't care," and all outputs become high impedance. As V_{CC} falls below approximately 3.0 volts, a power switching circuit connects the lithium energy source to RAM to retain data. During power-up, when V_{CC} rises above approximately 3.0 volts, the power switching circuit connects external V_{CC} to RAM and disconnects the lithium energy source. Normal RAM operation can resume after V_{CC} exceeds 4.75 volts for the DS1230AB and 4.5 volts for the DS1230Y.

FRESHNESS SEAL

Each DS1230 device is shipped from Dallas Semiconductor with its lithium energy source disconnected, guaranteeing full energy capacity. When V_{CC} is first applied at a level greater than 4.25 volts, the lithium energy source is enabled for battery back-up operation.

100395 2/10

ABSOLUTE MAXIMUM RATINGS*

Voltage On Any Pin Relative To Ground Operating Temperature Storage Temperature Soldering Temperature

-0.3V to +7.0V 0°C to 70°C, -40°C to +85°C for IND parts -40°C to +70°C, -40°C to +85°C for IND parts 260°C For 10 seconds

RECOMMENDED DC OPERATING CONDITIONS

(t_A: See Note 10)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
DS1230AB Power Supply Voltage	V _{CC}	4.75	5.0	5.25	V	10.20
DS1230Y Power Supply Voltage	V _{CC}	4.5	5.0	5.5	V	
Logic 1	V _{IH}	2.2		Vcc	V	
Logic 0	V _{IL}	0.0		0.8	V	

DC ELECTRICAL CHARACTERISTICS

 $(V_{CC}=5V \pm 5\% \text{ for DS1230AB})$ (t_A: See Note 10) ($V_{CC}=5V \pm 10\% \text{ for DS1230Y})$

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Input Leakage Current	Ι _{ΙL}	-1.0		+1.0	μА	
I/O Leakage Current CE ≥ V _{IH} ≤ V _{CC}	lo	-1.0		+1.0	μА	
Output Current @ 2.4V	loн	-1.0		 	mA	
Output Current @ 0.4V	loL	2.0			mA	
Standby Current CE = 2.2V	I _{CCS1}		5.0	10.0	mA	
Standby Current $\overline{CE} = V_{CC}$ -0.5V	CCS2		3.0	5.0	mA	
Operating Current	Icco ₁			85	mA	
Write Protection Voltage (DS1230AB)	V _{TP}	4.50	4.62	4.75	V	
Write Protection Voltage (DS1230Y)	V _{TP}	4.25	4.37	4.5	V	

CAPACITANCE

 $(t_A = 25^{\circ}C)$

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Input Capacitance	C _{IN}		5	10	pF	
Input/Output Capacitance	C _{I/O}		5	10	pF	

100395 3/10

^{*} This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

AC ELECTRICAL CHARACTERISTICS

 $(V_{CC}\text{=}5V \pm 5\% \text{ for DS1230AB}) \\ \text{(t_A: See Note 10)} \ (V_{CC}\text{=}5V \pm 10\% \text{ for DS1230Y}) \\$

PARAMETER	SYMBOL		30Y-70 0AB-70	DS1230Y-85 DS1230AB-85		DS1230Y-100 DS1230AB-100		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
Read Cycle Time	t _{RC}	70		85		100		ns	
Access Time	tACC		70		85		100	ns	
OE to Output Valid	t _{OE}		35		45		50	ns	
CE to Output Valid	tco		70		85		100	ns	
OE or CE to Output Active	tCOE	5		5		5		ns	5
Output High Z from Deselection	t _{OD}		25		30		35	ns	5
Output Hold from Address Change	ŧон	5		5		5		ns	
Write Cycle Time	twc	70		85		100		ns	
Write Pulse Width	t _{WP}	55		65		75		ns	3
Address Setup Time	t _{AW}	0		0		0		ns	
Write Recovery Time	t _{WR1}	5 15		5 15		5 15		ns	12 13
Output High Z from WE	topw		25		30		35	ns	5
Output Active from WE	toew	5		5		5		ns	5
Data Setup Time	t _{DS}	30		35		40		ns	4
Data Hold Time	t _{DH1}	0 10		0 10		0 10		ns	12 13


100395 4/10

AC ELECTRICAL CHARACTERISTICS (cont'd)


PARAMETER	SYMBOL	DS1230 DS1230			0Y-150 AB-150		0Y-200)AB-200	UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
Read Cycle Time	t _{RC}	120		150		200		ns	
Access Time	tACC		120		150		200	ns	
OE to Output Valid	t _{OE}		60		70		100	ns	
CE to Output Valid	tco		120		150		200	ns	
OE or CE to Output Active	t _{COE}	5		5		5		ns	5
Output High Z from Deselection	t _{OD}		35		35		35	ns	5
Output Hold from Address Change	tон	5		5		5		ns	
Write Cycle Time	twc	120		150		200		ns	
Write Pulse Width	t _{WP}	90		100		100		ns	3
Address Setup Time	t _{AW}	0		0		0		ns	
Write Recovery Time	t _{WR1}	5 15		5 15		5 15		ns	12 13
Output High Z from WE	t _{ODW}		35		35		35	ns	5
Output Active from WE	toew	5		5		5		ns	5
Data Setup Time	t _{DS}	50		60		80		ns	4
Data Hold Time	t _{DH1} t _{DH2}	0 10		0 10		0 10		ns	12 13

100395 5/10

READ CYCLE




WRITE CYCLE 1



100395 6/10


■ 5674730 0073536 794 **■**

WRITE CYCLE 2



SEE NOTES 2, 3, 4, 6, 7, 8 AND 13

POWER-DOWN/POWER-UP CONDITION



100395 7/10

= 2614130 0013237 010 **=**

POWER-DOWN/POWER-UP TIMING

(t_A: See Note 10)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
CE, at V _{IH} before Power-Down	t _{PD}	0			μs	11
V_{CC} slew from V_{TP} to $0V$ (\overline{CE} at V_{IH})	t _F	300			με	
V_{CC} slew from 0V to V_{TP} (\overline{CE} at V_{IH})	t _R	300			μs	
CE, at VIH after Power-Up	t _{REC}	2		125	ms	

 $(t_A = 25^{\circ}C)$

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Expected Data Retention Time	t _{DR}	10			years	9

WARNING:

Under no circumstance are negative undershoots, of any amplitude, allowed when device is in battery backup mode.

NOTES:

- 1. WE is high for a Read Cycle.
- 2. $\overrightarrow{OE} = V_{IH}$ or V_{IL} . If $\overrightarrow{OE} = V_{IH}$ during write cycle, the output buffers remain in a high impedance state.
- 3. t_{WP} is specified as the logical AND of $\overline{\text{CE}}$ and $\overline{\text{WE}}$. t_{WP} is measured from the latter of $\overline{\text{CE}}$ or $\overline{\text{WE}}$ going low to the earlier of $\overline{\text{CE}}$ or $\overline{\text{WE}}$ going high.
- 4. t_{DH} , t_{DS} are measured from the earlier of $\overline{\text{CE}}$ or $\overline{\text{WE}}$ going high.
- 5. These parameters are sampled with a 5 pF load and are not 100% tested.
- If the CE low transition occurs simultaneously with or latter than the WE low transition, the output buffers remain in a high impedance state during this period.
- If the CE high transition occurs prior to or simultaneously with the WE high transition, the output buffers remain in high impedance state during this period.
- 8. If WE is low or the WE low transition occurs prior to or simultaneously with the CE low transition, the output buffers remain in a high impedance state during this period.
- Each DS1230Y has a built-in switch that disconnects the lithium source until V_{CC} is first applied by the user.
 The expected t_{DR} is defined as accumulative time in the absence of V_{CC} starting from the time power is first applied by the user.
- 10. All AC and DC electrical characteristics are valid over the full operating temperature range. For commercial products, this range is 0°C to 70°C. For industrial products (IND), this range is -40°C to +85°C.
- 11. In a power down condition the voltage on any pin may not exceed the voltage on V_{CC}.
- 12. t_{WR1} and t_{DH1} are measured from \overline{WE} going high.
- 13. t_{WH2} and t_{DH2} are measured from \overline{CE} going high.
- 14. DS1230 modules are recognized by Underwriters Laboratory (U.L.®) under file E99151.

100395 8/10

DC TEST CONDITIONS

Outputs Open Cycle = 200 ns for operating current All voltages are referenced to ground

AC TEST CONDITIONS


Output Load: 100 pF + 1TTL Gate Input Pulse Levels: 0 - 3.0V Timing Measurement Reference Levels

Input: 1.5V


Output: 1.5V


Input pulse Rise and Fall Times: 5 ns

ORDERING INFORMATION



DS1230Y/AB NONVOLATILE SRAM, 28-PIN 740 MIL EXTENDED MODULE







PKG	28-1	PIN
DIM	MiN	MAX
A IN.	1.480	1.500
MM	37.60	38.10
B IN.	0.720	0.740
MM	18.29	18.80
C IN.	0.355	0.375
MM	9.02	9.52
D IN.	0.080	0.110
MM	2.03	2.79
E IN.	0.015	0.025
MM	0.38	0.63
F IN.	0.120 3.05	0.160 4.06
G IN.	0.090	0.110
MM	2.29	2.79
H IN.	0.590	0.630
MM	14.99	16.00
J IN.	0.008 0.20	0.012 0.30
K IN.	0.015	0.021
MM	0.38	0.53

100395 9/10

DS1230YL/ABL 34-PIN LOW PROFILE MODULE (LPM)



PKG	INCHES					
DIM	MIN	MAX				
Α	0.955	0.980				
В	0.840	0.855				
C	0.230	0.250				
D	0.975	0.995				
E	0.050 BSC					
F	0.015	0.025				



Suggested 68-pin PLCC surface mountable sockets with leads on two sides only are:

 McKenzie
 34P-SMT-3

 Harwin
 HIS-40001-04

 Robinson Nugent
 PLCC-34-SMT

 Dallas Semiconductor
 DS34PIN-PLC

For recommended prototype/breadboard sockets, contact the Dallas Semiconductor factory.

100395 10/10