


# DS1231/S **Power Monitor Chip**

#### **FEATURES**

- Warns processor of an impending power failure
- Provides time for an orderly shutdown
- Prevents processor from destroying nonvolatile memory during power transients
- Automatically restarts processor after power is restored
- Suitable for linear or switching power supplies
- Adjusts to hold time of the power supply
- Supplies necessary signals for processor interface
- Accurate 5% or 10% V<sub>CC</sub> monitoring
- Replaces power-up reset circuitry
- No external capacitors required
- Optional 16-pin SOIC surface mount package

#### PIN ASSIGNMENT



DS1231 8-Pin DIP (300 MIL) See Mech. Drawing

Pg. 480							
NC III	Ι,	$\overline{}$	16	nn	NC		
IN III	2		-		vcc		
NC I	3		14	В	NC		
MODE III	4		13	Ш	ΝMΙ		
NC III	5		12		NC		
TOL III	6		11	Ш.	RST		
NC III	7		10	Ш	NC		
GND III	8		9	Ш	RST		

DS1231S 16-Pin SOIC (300 MIL) See Mech. Drawing Pg. 484

#### PIN DESCRIPTION

Input

MODE

Selects input pin characteristics

TOL

Selects 5% or 10% V<sub>CC</sub> detect

GND

- Ground

RST RST Reset (Active High)

NMI

Reset (Active Low, open drain)

Non-Maskable Interrupt

 $V_{CC}$ 

+5V Supply

NC

No Connections

## DESCRIPTION

The DS1231 Power Monitor Chip uses a precise temperature-compensated reference circuit which provides an orderly shutdown and an automatic restart of a processor-based system. A signal warning of an impending power failure is generated well before regulated DC voltages go out of specification by monitoring high voltage inputs to the power supply regulators. If line isolation is required a UL-approved opto-isolator can be directly interfaced to the DS1231. The time for processor shutdown is directly proportional to the available hold-up time of the power supply. Just before the hold-up time is exhausted, the Power Monitor unconditionally halts the processor to prevent spurious cycles by enabling Reset as V<sub>CC</sub> falls below a selectable 5 or 10 percent threshold. When power returns, the processor is held inactive until well after power conditions have stabilized, safeguarding any nonvolatile memory in the system from inadvertent data changes.

040594 1/9

Copyright © 1993 Dallas Semiconductor Corporation Printed in U.S.A.

#### **OPERATION**

The DS1231 Power Monitor detects out-of-tolerance power supply conditions and warns a processor-based system of impending power failure. The main elements of the DS1231 are illustrated in Figure 1. As shown, the DS1231 actually has two comparators, one for monitoring the input (Pin 1) and one for monitoring  $V_{CC}$  (Pin 8). The  $V_{CC}$  comparator outputs the signals RST (Pin 5) and  $\overline{RST}$  (Pin 6) when  $V_{CC}$  falls below a preset trip level as defined by TOL (Pin 3).

When TOL is connected to ground, the RST and  $\overline{RST}$  signals will become active as  $V_{CC}$  goes below 4.75 volts. When TOL is connected to  $V_{CC}$ , the RST and  $\overline{RST}$  signals become active as  $V_{CC}$  goes below 4.5 volts. The RST and  $\overline{RST}$  signals are excellent control signals for a microprocessor, as processing is stopped at the last possible moments of valid  $V_{CC}$ . On power-up, RST and  $\overline{RST}$  are kept active for a minimum of 150 ms to allow the power supply to stabilize (see Figure 2).

The comparator monitoring the input pin produces the NMI signal (Pin 7) when the input threshold voltage (V<sub>TP</sub>) falls to a level as determined by Mode (Pin 2). When the Mode pin is connected to V<sub>CC</sub>, detection occurs at V<sub>TP</sub>-. In this mode Pin 1 is an extremely high impedance input allowing for a simple resistor voltage divider network to interface with high voltage signals. When the Mode pin is connected to ground, detection occurs at  $V_{TP}+$ . In this mode Pin 1 sources 30  $\mu A$  of current allowing for connection to switched inputs, such as a UL-approved opto-isolator. The flexibility of the input pin allows for detection of power loss at the earliest point in a power supply system, maximizing the amount of time allotted between  $\overline{NMI}$  and  $\overline{RST}$ . On power-up,  $\overline{NMI}$ is released as soon as the input threshold voltage (V<sub>TP</sub>) is achieved and V<sub>CC</sub> is within nominal limits. In both modes of operation the input pin has hysteresis for noise immunity (Figure 3).


# APPLICATION - MODE PIN CONNECTED TO V<sub>CC</sub>

When the Mode pin is connected to  $V_{\rm CC}$ , pin 1 is a high impedance input. The voltage sense point and the level of voltage at the sense point are dependent upon the application (Figure 4). The sense point may be developed from the AC power line by rectifying and filtering the AC. Alternatively, a DC voltage level may be selected which is closer to the AC power input than the regulated +5-volt supply, so that ample time is provided for warning before regulation is lost.


Proper operation of the DS1231 requires a maximum voltage of 5 volts at the input (Pin 1), which must be derived from the maximum voltage at the sense point. This is accomplished with a simple voltage divider network of R1 and R2. Since the IN trip point  $V_{TP}$ - is 2.3 volts (using the -20 device), and the maximum allowable voltage on pin 1 is 5 volts, the dynamic range of voltage at the sense point is set by the ratio of 2.3/5.0=.46 min. This ratio determines the maximum deviation between the maximum voltage at the sense point and the actual voltage which will generate  $\overline{NMI}$ .

Having established the desired ratio, and confirming that the ratio is greater than .46 and less than 1, the proper values for R1 and R2 can be determined by the equation as shown in Figure 4. A simple approach to solving this equation is to select a value for R2 which is high enough impedance to keep power consumption low, and solve for R1. Figure 5 illustrates how the DS1231 can be interfaced to the AC power line when the mode pin is connected to V<sub>CC</sub>.


# POWER MONITOR BLOCK DIAGRAM Figure 1



# **POWER-UP RESET** Figure 2




# **INPUT PIN HYSTERESIS** Figure 3




	<b>-20</b>	-35	-50
V <sub>TP</sub>	2.3	2.15	2.0
V <sub>TP</sub> +	2.5	2.5	2.5

NOTE: HYSTERESIS TOLERANCE IS ±60 mV



# APPLICATION WITH MODE PIN CONNECTED TO V<sub>CC</sub> Figure 4



V SENSE = 
$$\frac{R1 + R2}{R2}$$
 X 2.3 V MAX =  $\frac{V \text{ SENSE}}{VTP}$  X 5.0

EXAMPLE: V SENSE = 8 VOLTS AT TRIP POINT AND A MAXIMUM VOLTAGE OF 17.5V WITH R2 = 10K

THEN 8 = 
$$\frac{R1 + 10K}{10K}$$
 X 2.3 R1 = 25K

NOTE: RST requires a pull-up resister.


# APPLICATION - MODE PIN CONNECTED TO GROUND

When the Mode pin is connected to ground, pin 1 is a current source of 30  $\mu A$  with a  $V_{TP}+$  of 2.5 volts. Pin 1 is held below the trip point by a switching device like an opto-isolator as shown in Figure 6. Determination of the sense point has the same criteria as discussed in the previous application. However, determining component values is significantly different. In this mode, the maximum dynamic range of the sense point versus desired trip voltage is primarily determined by the selection of a zener diode. As an example, if the maximum voltage at the sense point is 200V and the desired trip point is 150V, then a zener diode of 150V will approximately set

the trip point. This is particularly true if power consumption on the high voltage side of the opto-isolator is not an issue. However, if power consumption is a concern, then it is desirable to make the value of R1 high. As the value of R1 increases, the effect of the LED current in the opto-isolator starts to affect the IN trip point. This can be seen from the equation shown in Figure 6. R1 must also be low enough to allow the opto-isolator to sink the 30  $\mu\text{A}$  of collector current required by pin 1 and still have enough resistance to keep the maximum current through the opto-isolator's LED within data sheet limits. Figure 7 illustrates how the DS1231 can be interfaced to the AC power line when the mode pin is grounded.


### **AC VOLTAGE MONITOR WITH TRANSFORMER ISOLATION** Figure 5

**VOLTAGE SENSE POINT** 



NOTE: RST requires a pull-up resister.

## **APPLICATION WITH MODE PIN GROUNDED Figure 6**



VOLTAGE SENSE POINT (TRIP VALUE) =  $VZ + \frac{IC}{CTR} X R1$ 

 $CTR = \frac{IC}{IF} \qquad CTR = CURRENT TRANSFER RATIO$ VZ = ZENNER VOLTAGE

EXAMPLE:


CTR = 0.2 IC = 30  $\mu$ A IF = 150  $\mu$ A VOLTAGE SENSE POINT = 105 AND

VZ = 100 VOLTS

THEN 105 = 100 +  $\frac{30}{0.2}$  x R1 R1 = 33K

NOTE: RST requires a pull-up resister.

# **AC VOLTAGE MONITOR WITH OPTO-ISOLATION Figure 7**



NOTE: RST requires a pull-up resister.

### **ABSOLUTE MAXIMUM RATINGS\***

Voltage on V<sub>CC</sub> Pin Relative to Ground Voltage on I/O Relative to Ground Operating Temperature (Industrial Version) Storage Temperature Soldering Temperature

-0.5V to +7.0V -0.5V to V<sub>CC</sub> + 0.5V 0°C to 70°C -40°C to +85°C -55°C to +125°C 260°C for 10 seconds

#### RECOMMENDED DC OPERATING CONDITIONS

(0°C to 70°C)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Supply Voltage	V <sub>CC</sub>	4.5	5.0	5.5	٧	1
Input Pin 1	V <sub>IN</sub>			V <sub>CC</sub>	٧	1

#### DC ELECTRICAL CHARACTERISTICS

 $(0^{\circ}\text{C to }70^{\circ}\text{C}; V_{\text{CC}} = 4.5 \text{ to } 5.5\text{V})$ 

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Low Level @ RST	V <sub>OL</sub>			0.4	٧	1
Output Voltage @ -500 μA	V <sub>OH</sub>	V <sub>CC</sub> -0.5V	V <sub>CC</sub> -0.1V		V	1, 6
Input Leakage	łμ	-10		+10	μА	2
Output Current @2.4V	ЮН	1.0	2.0		mA	5
Output Current @0.4V	loL	2.0	3.0		mA	
Operating Current	lcc		0.5	2.0	mA	3
Input Pin 1 (Mode=GND)	I <sub>C</sub>	15	25	50	μА	
Input Pin 1 (Mode=V <sub>CC</sub> )	lc			0.1	μА	
IN Trip Piont (Mode=GND)	V <sub>TP</sub>		1			
IN Trip Point (Mode=V <sub>CC</sub> )	V <sub>TP</sub>	1				1
V <sub>CC</sub> Trip Point (TOL=GND)	V <sub>CCTP</sub>	4.50	4.62	4.74	V	1
V <sub>CC</sub> Trip Point (TOL=V <sub>CC</sub> )	V <sub>CCTP</sub>	4.25	4.37	4.49	٧	1

#### CAPACITANCE

 $(T_A = 25^{\circ}C)$ 

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Input Capacitance	C <sub>IN</sub>			5	pF	
Output Capacitance	C <sub>OUT</sub>			7	pF	

2614130 0009788 632 ■

040594 7/9

<sup>\*</sup> This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

#### **AC ELECTRICAL CHARACTERISTICS**


 $(0^{\circ}\text{C to }70^{\circ}\text{C}; V_{\text{CC}} = 5\text{V} \pm 10\%)$ 

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
V <sub>TP</sub> to NMI Delay	t <sub>IPD</sub>			1.1	μs	
V <sub>CC</sub> Slew Rate 4.75-4.25V	t <sub>F</sub>	300			μs	
V <sub>CC</sub> Detect to RST and RST	t <sub>RPD</sub>			100	ns	
V <sub>CC</sub> Detect to NMI	tipu			200	μs	4
V <sub>CC</sub> Detect to RST and RST	t <sub>RPU</sub>	150	500	1000	ms	4
V <sub>CC</sub> Slew Rate 4.25-4.75V	t <sub>R</sub>	0			ns	

#### NOTES:

- 1. All voltages referenced to ground.
- 2.  $V_{CC} = +5.0$  volts with outputs open.
- 3. Measured with outputs open.
- 4.  $t_R = 5 \mu s$ .
- 5. RST is an open drain output and requires a pull-up resister.
- RST remains within 0.5V of V<sub>CC</sub> on power–down until V<sub>CC</sub> drops below 2.0V. 
   <del>RST</del> remains within 0.5V of GND on power–down until V<sub>CC</sub> drops below 2.0V.

#### **TIMING DIAGRAM: POWER-UP**



#### **TIMING DIAGRAM: POWER-DOWN**

