

# **DS1646/DS1646LPM**Nonvolatile Timekeeping RAM


## **FEATURES**

- Optional low profile socketable module
  - Fits into a standard 68-pin PLCC surface mountable socket
  - 250 mil package height
- Integrated NV SRAM, real time clock, crystal, powerfail control circuit and lithium energy source
- Standard JEDEC Byte-wide 128K x 8 static RAM pinout
- Clock registers are accessed identical to the static RAM. These registers are resident in the eight top RAM locations.
- Totally nonvolatile with over 10 years of operation in the absence of power
- · Access times of 120 ns and 150 ns
- Quartz accuracy ±1 minute a month @ 25°C, factory calibrated
- BCD coded year, month, date, day, hours, minutes, and seconds
- Power-fail write protection allows for ±10% V<sub>CC</sub> power supply tolerance


## ORDERING INFORMATION DS1646-XX (32-pin DIP module)

−12 120 ns access −15 150 ns access DS1646L−XX (Low Profile Module) −12 120 ns access −15 150 ns access

#### **PIN ASSIGNMENT**



32-PIN ENCAPSULATED PACKAGE



## **PIN DESCRIPTION**

 A0-A16
 Address Input

 CE
 Chip Enable

 OE
 Output Enable

 WE
 Write Enable

 V<sub>CC</sub>
 +5 Volts

 GND
 Ground

DQ0-DQ7 - Data Input/Output NC - No Connect

PFO – Power–fail Output (DS1646LPM only)

©Copyright 1995 by Dallas Semiconductor Corporation. All Rights Reserved. For important information regarding patents and other intellectual property rights, please refer to Dallas Semiconductor data books.

102996 1/11

#### **DESCRIPTION**


The DS1646LPM is a low profile module that fits into a standard 68-pin PLCC surface mountable socket and is functionally equivalent to the DS1646. The DS1646 is a 128K x 8 nonvolatile static RAM with a full function real time clock which are both accessible in a Byte-wide format. The nonvolatile time keeping RAM is pin and function equivalent to any JEDEC standard 128K x 8 SRAM. The device can also be easily substituted in ROM, EPROM and EEPROM sockets providing read/write nonvolatility and the addition of the real time clock function. The real time clock information resides in the eight uppermost RAM locations. The RTC registers contain year, month, date, day, hours, minutes, and seconds data in 24 hour BCD format. Corrections for the day of the month and leap year are made automatically. The RTC clock registers are double buffered to avoid access of incorrect data that can occur during clock update cycles. The double buffered system also prevents time loss as the timekeeping countdown continues unabated by access to time register data. The DS1646 also contains its own power-fail circuitry which deselects the device when the V<sub>CC</sub> supply is in an out of tolerance condi-This feature prevents loss of data from

unpredictable system operation brought on by low V<sub>CC</sub> as errant access and update cycles are avoided.

## CLOCK OPERATIONS-READING THE CLOCK

While the double buffered register structure reduces the chance of reading incorrect data, internal updates to the DS1646 clock registers should be halted before clock data is read to prevent reading of data in transition. However, halting the internal clock register updating process does not affect clock accuracy. Updating is halted when a one is written into the read bit, the seventh most significant bit in the control register. As long as a one remains in that position, updating is halted. After a halt is issued, the registers reflect the count, that is day, date, and time that was current at the moment the halt command was issued. However, the internal clock registers of the double buffered system continue to update so that the clock accuracy is not affected by the access of data. All of the DS1646 registers are updated simultaneously after the clock status is reset. Updating is within a second after the read bit is written to zero.

## **BLOCK DIAGRAM DS1646** Figure 1



102996 2/11

## TRUTH TABLE DS1646 Table 1

V <sub>CC</sub>	CE	ŌĒ	WE	MODE	DQ	POWER
	V <sub>IH</sub>	Х	×	DESELECT	HIGH-Z	STANDBY
	Х	х	×	DESELECT	HIGH-Z	STANDBY
5 VOLTS ± 10%	V <sub>IL</sub>	х	V <sub>IL</sub>	WRITE	DATA IN	ACTIVE
	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	READ	DATA OUT	ACTIVE
	V <sub>IL</sub>	V <sub>IH</sub>	VIH	READ	HIGH-Z	ACTIVE
<4.5 VOLTS >V <sub>BAT</sub>	х	х	Х	DESELECT	HIGH-Z	CMOS STANDBY
<v<sub>BAT</v<sub>	х	х	×	DESELECT	HIGH-Z	DATA RETENTION MODE

## **SETTING THE CLOCK**

The eighth bit of the control register is the write bit. Setting the write bit to a one, like the read bit, halts updates to the DS1646 registers. The user can then load them with the correct day, date and time data in 24 hour BCD format. Resetting the write bit to a zero then transfers those values to the actual clock counters and allows normal operation to resume.

## STOPPING AND STARTING THE CLOCK OSCILLATOR

The clock oscillator may be stopped at any time. To increase the shelf life, the oscillator can be turned off to minimize current drain from the battery. The  $\overline{\text{OSC}}$  bit is the MSB for the seconds registers. Setting it to a one stops the oscillator.

## **FREQUENCY TEST BIT**

Bit 6 of the day byte is the frequency test bit. When the frequency test bit is set to logic "1" and the oscillator is

running, the LSB of the seconds register will toggle at 512 Hz. When the seconds register is being read, the DQ0 line will toggle at the 512 Hz frequency as long as conditions for access remain valid (i.e.,  $\overline{\text{CE}}$  low,  $\overline{\text{OE}}$  low, and address for seconds register remain valid and stable).

#### **CLOCK ACCURACY**

The DS1646 is guaranteed to keep time accuracy to within  $\pm 1$  minute per month at 25°C. The clock is calibrated at the factory by Dallas Semiconductor using special calibration nonvolatile tuning elements. The DS1646 does not require additional calibration and temperature deviations will have a negligible effect in most applications. For this reason, methods of field clock calibration are not available and not necessary.

102996 3/11

#### DS1646 REGISTER MAP - BANK1 Table 2

ADDRESS	DATA							FUNCTION		
ADDRESS	B <sub>7</sub>	B <sub>6</sub>	B <sub>5</sub>	B <sub>4</sub>	В3	B <sub>2</sub>	B <sub>1</sub>	B <sub>0</sub>	FUNCTI	ION
1FFFF	_	_	_	-	-	-	-	-	YEAR	00–99
1FFFE	х	Х	Х	_	-	-	_	_	MONTH	01–12
1FFFD	х	Х	-	-	_	-	-	_	DATE	01–31
1FFFC	×	FT	Х	Х	Х	-	-	_	DAY	01–07
1FFFB	х	Х	-	_	-	_	-	_	HOUR	00–23
1FFFA	х	-	_	_	-	_	-	-	MINUTES	00–59
1FFF9	osc	-	_	-		-	-	-	SECONDS	00–59
1FFF8	w	R	-	-	-	-	-	-	CONTROL	Α

OSC = STOP BIT W = WRITE BIT R = READ BIT X = UNUSED FT = FREQUENCY TEST

## NOTE:

Bits 0 through 5 of control register A are not dedicated to any particular function and can be used as normal RAM bits.

#### RETRIEVING DATA FROM RAM OR CLOCK

The DS1646 is in the read mode whenever  $\overline{\text{WE}}$  (write enable) is high,  $\overline{\text{CE}}$  (chip enable) is low. The device architecture allows ripple-through access to any of the address locations in the NV SRAM. Valid data will be available at the DQ pins within tAA after the last address input is stable, providing that the  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  access times are satisfied. If  $\overline{\text{CE}}$  or  $\overline{\text{OE}}$  access times are not met, valid data will be available at the latter of chip enable access ( $t_{\mbox{\footnotesize{CEA}}}$ ) or at output enable access time (t<sub>OEA</sub>). The state of the data input/output pins (DQ) is controlled by CE and OE. If the outputs are activated before tAA, the data lines are driven to an intermediate state until tAA. If the address inputs are changed while CE and OE remain valid, output data will remain valid for output data hold time (t<sub>OH</sub>) but will then go indeterminate until the next address access.

#### WRITING DATA TO RAM OR CLOCK

The DS1646 is in the write mode whenever  $\overline{WE}$  and  $\overline{CE}$  are in their active state. The start of a write is referenced to the latter occurring high to low transition of  $\overline{WE}$  and  $\overline{CE}$ . The addresses must be held valid throughout the cycle.  $\overline{CE}$  or  $\overline{WE}$  must return inactive for a minimum of  $t_{WR}$  prior to the initiation of another read or write cycle. Data in must be valid  $t_{DS}$  prior to the end of write and remain valid for  $t_{DH}$  afterward. In a typical application, the  $\overline{OE}$  signal will be high during a write cycle. However,  $\overline{OE}$  can be active provided that care is taken with the data bus to avoid bus contention. If  $\overline{OE}$  is low prior to  $\overline{WE}$  transitioning low the data bus can become active with read data defined by the address inputs. A low transition on  $\overline{WE}$  will then disable the outputs  $t_{WEZ}$  after  $\overline{WE}$  goes active.

102996 4/11

## **DATA RETENTION MODE**

When  $V_{CC}$  is within nominal limits ( $V_{CC} > 4.5$  volts) the DS1646 can be accessed as described above with read or write cycles. However, when  $V_{CC}$  is below the power–fail point  $V_{PF}$  (point at which write protection occurs) the internal clock registers and RAM is blocked from access. This is accomplished internally by inhibiting access via the  $\overline{CE}$  signal. At this time the power–fail output signal ( $\overline{PFO}$ ) will be driven active low and will remain active until  $V_{CC}$  returns to nominal levels. When  $V_{CC}$  falls below the level of the internal battery supply, power input is switched from the  $V_{CC}$  pin to the internal battery and clock activity, RAM, and clock data are maintained from the battery until  $V_{CC}$  is returned to nominal level.

#### INTERNAL BATTERY LONGEVITY

The DS1646 has a self contained lithium power source that is designed to provide energy for clock activity, and

clock and RAM data retention when the V<sub>CC</sub> supply is not present. The capability of this internal power supply is sufficient to power the DS1646 continuously for the life of the equipment in which it is installed. For specification purposes, the life expectancy is 10 years at 25°C with the internal clock oscillator running in the absence of V<sub>CC</sub> power. The DS1646 is shipped from Dallas Semiconductor with the clock oscillator turned off, so the expected life should be considered to start from the time the clock oscillator is first turned on. Actual life expectancy of the DS1646 will be much longer than 10 years since no internal lithium battery energy is consumed when V<sub>CC</sub> is present. In fact, in most applications, the life expectancy of the DS1646 will be approximately equal to the shelf life (expected useful life of the lithium battery with no load attached) of the lithium battery which may prove to be as long as 20 years.

102996 5/11

## **ABSOLUTE MAXIMUM RATINGS\***

Voltage on Any Pin Relative to Ground Operating Temperature Storage Temperature Soldering Temperature

-0.3V to +7.0V 0°C to 70°C -20°C to +70°C 260°C for 10 seconds

## RECOMMENDED DC OPERATING CONDITIONS

(0°C to 70°C)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Supply Voltage	Vcc	4.5	5.0	5.5	V	1
Logic 1 Voltage All Inputs	VIH	2.2		V <sub>CC</sub> +0.3	V	
Logic 0 Voltage All Inputs	V <sub>IL</sub>	-0.3		0.8	V	

## DC ELECTRICAL CHARACTERISTICS

 $(0^{\circ}C \le t_{A} \le 70^{\circ}C; V_{CC}=5.0V \pm 10\%)$ 

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Average V <sub>CC</sub> Power Supply Current	I <sub>CC1</sub>			85	mA	2, 3
TTL Standby Current (CE = V <sub>IH</sub> )	I <sub>CC2</sub>		3	6	mA	2, 3
CMOS Standby Current (CE=V <sub>CC</sub> -0.2V)	I <sub>CC3</sub>		2	4.0	mA	2, 3
Input Leakage Current (any input)	կլ	-1		+1	μА	
Output Leakage Current	loL	-1		+1	μА	
Output Logic 1 Voltage (I <sub>OUT</sub> = -1.0 mA)	V <sub>OH</sub>	2.4			٧	
Output Logic 0 Voltage (I <sub>OUT</sub> = +2.1 mA)	V <sub>OL</sub>			0.4	V	
Write Protection Voltage	V <sub>PF</sub>	4.0	4.25	4.5	٧	

102996 6/11

<sup>\*</sup> This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

## **AC ELECTRICAL CHARACTERISTICS**

(0°C to 70°C;  $V_{CC} = 5.0V + 10\%$ )

PARAMETER	CYMPO	DS1646-12		DS1646-15			NOTES
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	UNITS	NOTES
Read Cycle Time	t <sub>RC</sub>	120		150		ns	
Address Access Time	t <sub>AA</sub>		120		150	ns	
CE Access Time	t <sub>CEA</sub>		120		150	ns	
CE Data Off Time	t <sub>CEZ</sub>		40		50	ns	
Output Enable Access Time	t <sub>OEA</sub>		100		120	ns	
Output Enable Data Off Time	t <sub>OEZ</sub>		40		50	ns	
Output Enable to DQ Low-Z	t <sub>OEL</sub>	5		5		ns	
CE to DQ Low-Z	t <sub>CEL</sub>	5		5		ns	
Output Hold from Address	tон	5		5		ns	
Write Cycle Time	twc	120		150		ns	
Address Setup Time	tas	0		0		ns	
CE Pulse Width	t <sub>CEW</sub>	100		120		ns	
Address Hold from End of Write	t <sub>AH1</sub>	5 30		5 30		ns ns	5 6
Write Pulse Width	t <sub>WEW</sub>	120		150		ns	
WE Data Off Time	twez		40		50	ns	
WE or CE Inactive Time	twa	10		10		ns	
Data Setup Time	t <sub>DS</sub>	85		110		ns	
Data Hold Time High	t <sub>DH1</sub>	0 25		0 25		ns ns	5 6

## **AC TEST CONDITIONS**

Input Levels: 0V to 3V Transition Times: 5 ns

## **CAPACITANCE**

 $(t_A = 25^{\circ}C)$ 

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Capacitance on all pins (except DQ)	Cl			7	pF	
Capacitance on DQ pins	CDQ			10	pF	


102996 7/11

## AC ELECTRICAL CHARACTERISTICS (POWER-UP/DOWN TIMING)

(0°C to 70°C)


PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
CE or WE at V <sub>IH</sub> before Power Down	t <sub>PD</sub>	0			μѕ	
V <sub>PF</sub> (Max) to V <sub>PF</sub> (Min) V <sub>CC</sub> Fall Time	t <sub>F</sub>	300			μs	
V <sub>PF</sub> (Min) to V <sub>SO</sub> V <sub>CC</sub> Fall Time	t <sub>FB</sub>	10			μs	
V <sub>SO</sub> to V <sub>PF</sub> (Min) V <sub>CC</sub> Rise Time	t <sub>RB</sub>	1			μs	
V <sub>PF</sub> (Min) to V <sub>PF</sub> (Max) V <sub>CC</sub> Rise Time	t <sub>R</sub>	0			μѕ	
Power-Up	t <sub>REC</sub>	15	25	35	ms	
Expected Data Retention Time (Oscillator On)	t <sub>DR</sub>	10			years	4

## **DS1646 READ CYCLE TIMING**




102996 8/11

## **DS1646 WRITE CYCLE TIMING**



## POWER-DOWN/POWER-UP TIMING




102996 9/11


## **NOTES:**


- 1. All voltages are referenced to ground.
- 2. Typical values are at 25°C and nominal supplies.
- 3. Outputs are open.
- 4. Data retention time is at 25°C and is calculated from the date code on the device package. The date code XXYY is the year followed by the week of the year in which the device was manufactured. For example, 9225, would mean the 25th week of 1992.
- 5.  $t_{AH1}$ ,  $t_{DH1}$  are measured from  $\overline{WE}$  going high.
- 6.  $t_{AH2}$ ,  $t_{DH2}$  are measured from  $\overline{CE}$  going high.


## **OUTPUT LOAD**



#### **DS1646 32-PIN PACKAGE**









PKG	32-PIN				
DIM	MIN	MAX			
A IN. MM	1.670 38.42	1.690 38.93			
B IN.	0.715 18.16	0.740 18.80			
C IN.	0.335 8.51	0.365 9.27			
D IN.	0.075 1.91	0.105 0.67			
E IN. MM	0.015 0.38	0.030 0.76			
F IN.	0.140 3.56	0.180 4.57			
G IN. MM	0.090 2.29	0.110 2.79			
H IN.	0.590 14.99	0.630 16.00			
J IN. MM	0.010 0.25	0.018 0.45			
K IN.	0.015 0.38	0.025			

102996 10/11

## DS1646LPM 34-PIN LOW PROFILE MODULE



PKG	INCHES					
DIM	MIN	MAX				
Α	0.955	0.970				
В	0.840	0.855				
C	0.230	0.250				
D	0.975	0.995				
E	0.047	0.053				
F	0.015	0.025				



## NOTE:

The recommended 68-pin PLCC surface mountable socket to be used with this 34-pin module is: McKenzie P/N# 34P-SMT-3. The McKenzie socket plus the DS1646LPM has the following approximate dimensions: length, width = 1.22", height = 0.255".

102996 11/11