SEMICONDUCTOR

DS21Q50 Quad E1 Transceiver

www.dalsemi.com

FEATURES

- 4 complete E1 (CEPT) PCM-30/ISDN-PRI transceivers
- Long and short haul line interfaces
- 32-bit or 128-bit crystal-less jitter attenuator
- Frames to FAS, CAS, CCS, and CRC4 formats
- 4/8/16MHz clock synthesizer
- Flexible system clock with automatic source switching on loss of clock source
- Two-frame elastic store slip buffer on the receive side
- Interleaving PCM bus operation up to 16.384MHz
- Configurable parallel and serial port operation
- Detects and generates remote and AIS alarms
- Fully independent transmit and receive functionality
- Four separate loopback functions
- PRBS generation/detection/error counting
- 3.3V low power CMOS

ORDERING INFORMATION

DS21Q50L: 100-pin 14mm LQFP (0^oC to 70^oC) DS21Q50LN: 100-pin 14mm LQFP (-40^oC to 85^oC)

- Large counters for bipolar and code violations, CRC4 code word errors, FAS word errors, and E bits
- 8 additional user configurable output pins.
- 100-pin LQFP package (14mm)

DESCRIPTION

The DS21Q50 E1 Quad Transceiver contains all of the necessary functions for connection to 4 E1 lines. The onboard clock/data recovery circuitry coverts the AMI/HDB3 E1 waveforms to an NRZ serial stream. The DS21Q50 automatically adjusts to E1 22AWG (0.6 mm) twisted—pair cables from 0 to over 2km in length. The device can generate the necessary G.703 waveshapes for both 75 ohm coax and 120 ohm twisted pair cables. The onboard jitter attenuators (selectable to either 32 bits or 128 bits) can be placed in either the transmit or receive data paths. The framers locate the frame and multiframe boundaries and monitor the data streams for alarms. The device contains a set of internal registers, which the user can access and control the operation of the unit via the parallel control port or serial port. The device fully meets all of the latest E1 specifications including ITU-T G.703, G.704, G.706, G.823, G.732, and I.431, ETS 300 011, 300 233, and 300 166, as well as CTR12 and CTR4.

TABLE OF CONTENTS

FE/	ATURES	1
OR	DERING INFORMATION	1
DE	SCRIPTION	
1.	LIST OF FIGURES	4
2.	LIST OF TABLES	5
3.	INTRODUCTION	
4.	FUNCTIONAL DESCRIPTION	
4	.1 DOCUMENT REVISION HISTORY	7
5.	PIN DESCRIPTION	9
5.	.1 PIN FUNCTION DESCRIPTION	15
	5.1.1 System (Backplane) Interface Pins	
	5.1.2 Alternate Jitter Attenuator	16
	5.1.3 Clock Synthesizer	16
	5.1.4 Parallel Port Control Pins	17
	5.1.5 Serial Port Control Pins	
	5.1.6 Line Interface Pins	19
	5.1.7 Supply Pins	
6.	HOST INTERFACE PORT	21
6	.1 PARALLEL PORT OPERATION	21
6	.2 SERIAL PORT OPERATION	21
6	.3 REGISTER MAP	24
7.	CONTROL, ID, AND TEST REGISTERS	25
7	.1 POWER–UP SEQUENCE	
	.2 FRAMER LOOPBACK	
	.3 AUTOMATIC ALARM GENERATION	
7	.4 REMOTE LOOPBACK	
7	.5 LOCAL LOOPBACK	
8.	STATUS AND INFORMATION REGISTERS	
8	.1 CRC4 Sync Counter	
	ERROR COUNT REGISTERS	
	.1 BPV or Code Violation Counter	
	.2 CRC4 ERROR COUNTER	
	.3 E–BIT / PRBS BIT ERROR COUNTER	
	.4 FAS ERROR COUNTER	

10.	DS0 MONITORING FUNCTION	47
11.	PRBS GENERATION & DETECTION	51
12.	SYSTEM CLOCK INTERFACE	52
13.	TRANSMIT CLOCK SOURCE	55
14.	IDLE CODE INSERTION	56
15.	PER-CHANNEL LOOP BACK	57
16.	ELASTIC STORE OPERATION	58
17.	ADDITIONAL (SA) AND INTERNATIONAL (SI) BIT OPERATION	58
18.	USER CONFIGURABLE OUTPUTS	63
19.	LINE INTERFACE UNIT	66
19.	1 RECEIVE CLOCK AND DATA RECOVERY	67
1	19.1.1 Termination	68
19.	2 TRANSMIT WAVESHAPING AND LINE DRIVING	68
19.	3 JITTER ATTENUATORS	72
1	19.3.1 Clock And Data Jitter Attenuators	72
1	19.3.2 Undedicated Clock Jitter Attenuator	72
20.	CMI (CODE MARK INVERSION)	74
21.	INTERLEAVED PCM BUS OPERATION	76
22.	FUNCTIONAL TIMING DIAGRAMS	79
22.	1 RECEIVE	79
22.	2 TRANSMIT	81
23.	OPERATING PARAMETERS	85
24.	AC TIMING PARAMETERS AND DIAGRAMS	86
24.	1 MULTIPLEXED BUS AC CHARACTERISTICS	86
24.	2 NON-MULTIPLEXED BUS AC CHARACTERISTICS	89
24.	3 SERIAL PORT	92
24. 24.	 3 SERIAL PORT	92 93
24. 24. 24.	 3 SERIAL PORT	
24. 24. 24.	 3 SERIAL PORT	92 93 96
24. 24. 24.	 3 SERIAL PORT	92 93 96 98

1. LIST OF FIGURES

Figure 1-1 DS21Q50 QUAD TRANSCEIVER	
Figure 3-1 SERIAL PORT OPERATION MODE 1	
Figure 3-2 SERIAL PORT OPERATION MODE 2	22
Figure 3-3 SERIAL PORT OPERATION MODE 3	
Figure 3-4 SERIAL PORT OPERATION MODE 4	23
Figure 16-1 EXTERNAL ANALOG CONNECTIONS (BASIC CONFIGURATION)	69
Figure 16-2 EXTERNAL ANALOG CONNECTIONS (PROTECTED INTERFACE)	
Figure 16-3 TRANSMIT WAVEFORM TEMPLATE	
Figure 16-4 JITTER TOLERANCE	
Figure 16-5 JITTER ATTENUATION	73
Figure 17-1 CMI CODING	
Figure 17-2 EXAMPLE OF CMI CODE VIOLATION (CV)	
Figure 18-1 IBO CONFIGURATION USING 2 DS21Q50 TRANSCEIVERS (8 E1 Lines)	
Figure 19-1 RECEIVE FRAME AND MULTIFRAME TIMING	
Figure 19-2 RECEIVE BOUNDARY TIMING (with elastic store disabled)	79
Figure 19-3 RECEIVE BOUNDARY TIMING (with elastic store enabled)	
Figure 19-4 RECEIVE INTERLEAVE BUS OPERATION	80
Figure 19-5 TRANSMIT FRAME AND MULTIFRAME TIMING	81
Figure 19-6 TRANSMIT BOUNDARY TIMING	
Figure 19-7 TRANSMIT INTERLEAVE BUS OPERATION	
Figure 19-8 DS21Q50 FRAMER SYNCHRONIZATION FLOWCHART	83
Figure 19-9 DS21Q50 TRANSMIT DATA FLOW	
Figure 21-1 INTEL BUS READ AC TIMING (BTS=0 / MUX = 1)	87
Figure 21-2 INTEL BUS WRITE TIMING (BTS=0 / MUX=1)	
Figure 21-3 MOTOROLA BUS AC TIMING (BTS = 1 / MUX = 1)	
Figure 21-4 INTEL BUS READ TIMING (BTS=0 / MUX=0)	90
Figure 21-5 INTEL BUS WRITE TIMING (BTS=0 / MUX=0)	
Figure 21-6 MOTOROLA BUS READ TIMING (BTS=1 / MUX=0)	
Figure 21-7 MOTOROLA BUS WRITE TIMING (BTS=1 / MUX=0)	
Figure 21-8 SERIAL BUS TIMING (BIS1 = 1, $BIS0 = 0$)	92
Figure 21-9 RECEIVE AC TIMING (Receive elastic store disabled)	
Figure 21-10 RECEIVE AC TIMING (Receive elastic store enabled)	95
Figure 21-11 TRANSMIT AC TIMING (IBO Disabled)	97
Figure 21-12 TRANSMIT AC TIMING (IBO Enabled)	
Figure 21-13 NRZ INPUT AC TIMING	98

2. LIST OF TABLES

Table 5-1 PIN TABLE (By Function)	9
Table 5-2 PIN TABLE (By LQFP Pin Number)	
Table 5-3 CSBGA Ball Assignment	
Table 6-1 BUS MODE SELECT	
Table 6-2 REGISTER MAP SORTED BY ADDRESS	
Table 7-1 SYNC/RESYNC CRITERIA	
Table 8-1 ALARM CRITERIA	
Table 11-1 TRANSMIT PRBS MODE SELECT	
Table 11-2 RECEIVE PRBS MODE SELECT	
Table 12-1 MASTER PORT SELECTION	
Table 12-2 SYNTHESIZER OUTPUT SELECT	54
Table 18-1 OUTA AND OUTB FUNCTION SELECT	64
Table 19-1 LINE BUILD OUT SELECT IN LICR	
Table 19-2 TRANSFORMER SPECIFICATIONS	
Table 21-1 IBO DEVICE ASSIGNMENT	77
Table 21-2 IBO SYSTEM CLOCK SELECT	77

3. INTRODUCTION

The DS21Q50 is optimized for high-density termination of E1 lines. Two significant features are included for this type of application, Interleave Bus Option and a System Clock Synthesizer feature. The Interleave Bus Option allows up to 8 E1 data streams to be multiplexed onto a single high-speed PCM bus without additional external logic. The System Clock Synthesizer feature allows any of the E1 lines to be selected as the master source of clock for the system and for all the transmitters. This is also accomplished without the need of external logic. Each of the 4 transceivers has a clock and data jitter attenuator that can be assigned to either the transmit or receive path. In addition there is a single, undedicated clock jitter attenuator that can be hardware configured as the user needs. Each transceiver also contains a PRBS pattern generator and detector. Figure 21-1 shows a single 16.384MHz PCM bus. The 16.384MHz system clock is derived and phased locked to one of the 8 E1 lines. On the receive side of each port, an elastic store provides logical management of any slip conditions due to the asynchronous relationship of the 8 E1 lines. In this application all 8 transmitters are timed to the selected E1 line.

4. FUNCTIONAL DESCRIPTION

The analog AMI/HDB3 waveform off of the E1 line is transformer coupled into the RRING and RTIP pins of the DS21Q50. The device recovers clock and data from the analog signal and passes it through the jitter attenuation mux to the receive framer where the digital serial stream is analyzed to locate the framing/multi-frame pattern. The DS21Q50 contains an active filter that reconstructs the analog received signal for the nonlinear losses that occur in transmission. The device has a usable receive sensitivity of 0 dB to –43 dB which allows the device to operate on cables over 2km in length. The receive framer locates FAS frame and CRC and CAS multiframe boundaries as well as detects incoming alarms including, carrier loss, loss of synchronization, AIS and Remote Alarm. If needed, the receive elastic store can be enabled in order to absorb the phase and frequency differences between the recovered E1 data stream and an asynchronous backplane clock which is provided at the SYSCLK input. The clock applied at the SYSCLK input can be either a 2.048/4.096/8.192 or 16.384MHz clock. The transmit framer is independent from the receive in both the clock requirements and characteristics. The transmit formatter will provide the necessary frame/multiframe data overhead for E1 transmission.

Reader's Note: This data sheet assumes a particular nomenclature of the E1 operating environment. In each 125 us frame, there are 32 eight–bit timeslots numbered 0 to 31. Timeslot 0 is transmitted first and received first. These 32 timeslots are also referred to as channels with a numbering scheme of 1 to 32. Timeslot 0 is identical to channel 1, timeslot 1 is identical to Channel 2, and so on. Each timeslot (or channel) is made up of eight bits which are numbered 1 to 8. Bit number 1 is the MSB and is transmitted first. Bit number 8 is the LSB and is transmitted last. The term "locked" is used to refer to two clock signals that are phase or frequency locked or derived from a common clock (i.e., a 8.192MHz clock may be locked to a 2.048MHz clock if they share the same 8KHz component). Throughout this data sheet, the following abbreviations will be used:

FAS	Frame Alignment Signal
CAS	Channel Associated Signaling
MF	Multiframe
Si	International bits
CRC4	Cyclical Redundancy Check
CCS	Common Channel Signaling
Sa	Additional bits
E-bit	CRC4 Error Bits
LOC	Loss of Clock
TCLK	This generally refers to the transmit rate clock and may reference an actual
	input signal to the device (TCLK) or an internally derived signal used for
	transmission.
RCLK	This generally refers to the recovered network clock and may be a reference
	to an actual output signal from the device or an internal signal.


4.1 DOCUMENT REVISION HISTORY

Date

Notes

1-05-00 Initial release for external use.

Figure 4-1 DS21Q50 QUAD TRANSCEIVER



5. PIN DESCRIPTION Table 5-1 PINTABLE (By Function)

LQFP PIN	SIGNAL NAME, PARALLEL PORT	SIGNAL NAME, SERIAL PORT	ТҮРЕ	FUNCTION
	ENABLED	ENABLED		[Serial Port Mode In Brackets]
71	4/8/16MCK		0	4.096, 8.192 or 16.384 MHz Clock
45	A0	ICES	I	Address Bus Bit 0 / Serial Port
-15	110	1020	1	[Input Clock Edge Select]
46	A1	OCES	Ι	Address Bus Bit 1 / Serial Port
			-	[Output Clock Edge Select]
47	A2		Ι	Address Bus Bit 2
48	A3		Ι	Address Bus Bit 3
49	A4		Ι	Address Bus Bit 4
70	AJACKI		Ι	Alternate Jitter Attenuator Clock Input
69	AJACKO		0	Alternate Jitter Attenuator Clock Output
50	ALE(AS)/A5		Ι	Address Latch Enable /Address Bus Bit 5
96	BTS0			Bus Type Select 0
97	BTS1			Bus Type Select 1
98	CS*		Ι	Chip Select
19	D0/AD0		I/O	Data Bus Bit0/ Address/Data Bus Bit 0
20	D1/AD1		I/O	Data Bus Bit1/ Address/Data Bus Bit 1
21	D2/AD2		I/O	Data Bus Bit 2/Address/Data Bus Bit2
22	D3/AD3		I/O	Data Bus Bit 3/Address/Data Bus Bit 3
23	D4/AD4		I/O	Data Bus Bit4/Address/Data Bus Bit 4
24	D5/AD5		I/O	Data Bus Bit 5/Address/Data Bus Bit 5
25	D6/AD6		I/O	Data Bus Bit 6/Address/Data Bus Bit 6
44	D7/AD7	SDO	I/O	Data Bus Bit 7/Address/Data Bus Bit 7
				[Serial Data Output]
84	DVDD1		_	Digital Positive Supply
59	DVDD2		_	Digital Positive Supply
34	DVDD3		_	Digital Positive Supply
9	DVDD4		-	Digital Positive Supply
83	DVSS1		_	Digital Signal Ground
58	DVSS2		-	Digital Signal Ground
33	DVSS3		-	Digital Signal Ground
8	DVSS4		_	Digital Signal Ground
_	EQVSS1		_	Equalizer Analog Signal Ground
_	EQVSS2		_	Equalizer Analog Signal Ground
_	EQVSS3		_	Equalizer Analog Signal Ground
_	EQVSS4			Equalizer Analog Signal Ground
94	INT*		0	Interrupt
73	MCLK		Ι	Master Clock Input
61	OUTA1		0	User Selectable Output A
36	OUTA2		0	User Selectable Output A
11	OUTA3		0	User Selectable Output A
86	OUTA4		0	User Selectable Output A
60	OUTB1		0	User Selectable Output B
35	OUTB2		0	User Selectable Output B
10	OUTB3		0	User Selectable Output B
85	OUTB4		0	User Selectable Output B
95	PBTS		Ι	Parallel Bus Type Select
75	RD*(DS*)	SCLK	Ι	Read Input(Data Strobe)

			D52
			[Serial Port Clock]
72	REFCLK	I/O	Reference Clock
67	RRING1	I	Receive Analog Ring Input
42	RRING2	Ι	Receive Analog Ring Input
17	RRING3	Ι	Receive Analog Ring Input
92	RRING4	Ι	Receive Analog Ring Input
63	RSER1	0	Receive Serial Data
38	RSER2	0	Receive Serial Data
13	RSER3	0	Receive Serial Data
88	RSER4	0	Receive Serial Data
64	RSYNC1	I/O	Receive Sync
39	RSYNC2	I/O	Receive Sync
14	RSYNC3	I/O	Receive Sync
89	RSYNC4	I/O	Receive Sync
66	RTIP1	Ι	Receive Analog Tip Input
41	RTIP2	Ι	Receive Analog Tip Input
16	RTIP3	Ι	Receive Analog Tip Input
91	RTIP4	Ι	Receive Analog Tip Input
93	RVDD1		Receive Analog Positive Supply
68	RVDD2		Receive Analog Positive Supply
43	RVDD3	_	Receive Analog Positive Supply
18	RVDD4		Receive Analog Positive Supply Receive Analog Positive Supply
90	RVSS1		Receive Analog Signal Ground
65	RVSS2		Receive Analog Signal Ground
40	RVSS3	_	Receive Analog Signal Ground
15	RVSS4		Receive Analog Signal Ground
62	SYSCLK1	 I	Transmit/Receive System Clock
37			
12	SYSCLK2	I	Transmit/Receive System Clock
	SYSCLK3	I	Transmit/Receive System Clock
87	SYSCLK4	I	Transmit/Receive System Clock
80	TCLK1	I	Transmit Clock
55	TCLK2	I	Transmit Clock
30	TCLK3	I	Transmit Clock
5	TCLK4	I	Transmit Clock
79	TRING1	0	Transmit Analog Ring Output
54	TRING2	0	Transmit Analog Ring Output
29	TRING3	0	Transmit Analog Ring Output
4	TRING4	0	Transmit Analog Ring Output
99	TSO	I	Transceiver Select 0
100	TS1	Ι	Transceiver Select 1
81	TSER1	I	Transmit Serial Data
56	TSER2	I	Transmit Serial Data
31	TSER3	I	Transmit Serial Data
6	TSER4	Ι	Transmit Serial Data
82	TSYNC1	I/O	Transmit Sync
57	TSYNC2	I/O	Transmit Sync
32	TSYNC3	I/O	Transmit Sync
7	TSYNC4	I/O	Transmit Sync
76	TTIP1	0	Transmit Analog Tip Output
51	TTIP2	0	Transmit Analog Tip Output
26	TTIP3	0	Transmit Analog Tip Output
1	TTIP4	0	Transmit Analog Tip Output
78	TVDD1	-	Transmit Analog Positive Supply
53	TVDD1 TVDD2		Transmit Analog Positive Supply

28	TVDD3		_	Transmit Analog Positive Supply
3	TVDD4		_	Transmit Analog Positive Supply
77	TVSS1		_	Transmit Analog Signal Ground
52	TVSS2		_	Transmit Analog Signal Ground
27	TVSS3		_	Transmit Analog Signal Ground
2	TVSS4		_	Transmit Analog Signal Ground
74	WR*(R/W*)	SDI	Ι	Write Input(Read/Write)
				[Serial Data Input]

Note: EQVSS lines are tied to RVSS lines in the 100-pin LQFP package.

Table 5-2 PIN TABLE (By LQFP Pin Number)

LQFP PIN	SIGNAL NAME, PARALLEL PORT	SIGNAL NAME, SERIAL PORT	ТҮРЕ	FUNCTION
	ENABLED	ENABLED		[Serial Port Mode In Brackets]
1	TTIP4		0	Transmit Analog Tip Output
2	TVSS4		_	Transmit Analog Signal Ground
3	TVDD4		_	Transmit Analog Positive Supply
4	TRING4		0	Transmit Analog Ring Output
5	TCLK4		I	Transmit Clock
6	TSER4		I	Transmit Serial Data
7	TSYNC4		I/O	Transmit Sync
8	DVSS4		-	Digital Signal Ground
9	DVDD4		_	Digital Positive Supply
10	OUTB3		0	User Selectable Output B
10	OUTA3		0	User Selectable Output B
11	SYSCLK3		I	Transmit/Receive System Clock
12	RSER3		0	Receive Serial Data
13	RSYNC3		I/O	Receive Senai Data
14	RVSS4		1/0	Receive Analog Signal Ground
15	RV554 RTIP3		 I	
10				Receive Analog Tip Input
17	RRING3		Ι	Receive Analog Ring Input
	RVDD4		- L/O	Receive Analog Positive Supply
19	D0/AD0		I/O	Data Bus Bit0/ Address/Data Bus Bit 0
20	D1/AD1		I/O	Data Bus Bit1/ Address/Data Bus Bit 1
21	D2/AD2		I/O	Data Bus Bit 2/Address/Data Bus Bit2
22	D3/AD3		I/O	Data Bus Bit 3/Address/Data Bus Bit 3
23	D4/AD4		I/O	Data Bus Bit4/Address/Data Bus Bit 4
24	D5/AD5		I/O	Data Bus Bit 5/Address/Data Bus Bit 5
25	D6/AD6		I/O	Data Bus Bit 6/Address/Data Bus Bit 6
26	TTIP3		0	Transmit Analog Tip Output
27	TVSS3		-	Transmit Analog Signal Ground
28	TVDD3		-	Transmit Analog Positive Supply
29	TRING3		0	Transmit Analog Ring Output
30	TCLK3		I	Transmit Clock
31	TSER3		I	Transmit Serial Data
32	TSYNC3		I/O	Transmit Sync
33	DVSS3		-	Digital Signal Ground
34	DVDD3		-	Digital Positive Supply
35	OUTB2		0	User Selectable Output B
36	OUTA2		0	User Selectable Output A
37	SYSCLK2		I	Transmit/Receive System Clock
38	RSER2		0	Receive Serial Data
39	RSYNC2		I/O	Receive Sync
40	RVSS3		-	Receive Analog Signal Ground
41	RTIP2		Ι	Receive Analog Tip Input
42	RRING2		Ι	Receive Analog Ring Input
43	RVDD3		_	Receive Analog Positive Supply
44	D7/AD7	SDO	I/O	Data Bus Bit 7/Address/Data Bus Bit 7 [Serial Data Output]
45	A0	ICES	Ι	Address Bus Bit 0 / Serial Port
C.F.	A0		1	[Input Clock Edge Select]
46	A1	OCES	Ι	Address Bus Bit 1 / Serial Port
				[Output Clock Edge Select]

				D32
47	A2		Ι	Address Bus Bit 2
48	A3		Ι	Address Bus Bit 3
49	A4		Ι	Address Bus Bit 4
50	ALE(AS)/A5		Ι	Address Latch Enable /Address Bus Bit 5
51	TTIP2		0	Transmit Analog Tip Output
52	TVSS2		_	Transmit Analog Signal Ground
53	TVDD2		_	Transmit Analog Positive Supply
54	TRING2		0	Transmit Analog Ring Output
55	TCLK2		Ι	Transmit Clock
56	TSER2		Ι	Transmit Serial Data
57	TSYNC2		I/O	Transmit Sync
58	DVSS2		_	Digital Signal Ground
59	DVDD2		_	Digital Positive Supply
60	OUTB1		0	User Selectable Output B
61	OUTA1		0	User Selectable Output A
62	SYSCLK1		I	Transmit/Receive System Clock
63	RSER1		0	Receive Serial Data
64	RSYNC1		I/O	Receive Sync
65	RVSS2			Receive Analog Signal Ground
66	RTIP1		Ι	Receive Analog Tip Input
67	RRING1		I	Receive Analog Ring Input
68	RVDD2			Receive Analog Positive Supply
69	AJACKO		0	Alternate Jitter Attenuator Clock Output
70	AJACKO		I	Alternate Jitter Attenuator Clock Output
70	4/8/16MCK		0	4.096, 8.192 or 16.384 MHz Clock
71 72	REFCLK		I/O	Reference Clock
72	MCLK		I	Master Clock Input
73	WR*(R/W*)	SDI	I	Write Input(Read/Write)
74		501	1	[Serial Data Input]
75	RD*(DS*)	SCLK	Ι	Read Input(Data Strobe)
15		BELIK	1	[Serial Port Clock]
76	TTIP1		0	Transmit Analog Tip Output
77	TVSS1		_	Transmit Analog Signal Ground
78	TVDD1		_	Transmit Analog Positive Supply
79	TRING1		0	Transmit Analog Ring Output
80	TCLK1		I	Transmit Clock
81	TSER1		I	Transmit Serial Data
82	TSYNC1		I/O	Transmit Sync
83	DVSS1			Digital Signal Ground
84	DVDD1		_	Digital Positive Supply
85	OUTB4		0	User Selectable Output B
86	OUTA4		0	User Selectable Output A
87	SYSCLK4		I	Transmit/Receive System Clock
88	RSER4		0	Receive Serial Data
89	RSYNC4		I/O	Receive Senar Data
90	RVSS1		1/0	Receive Analog Signal Ground
90 91	RTIP4		 I	Receive Analog Tip Input
91	RRING4		I	Receive Analog Ring Input
92	RVDD1		-	Receive Analog Positive Supply
93 94	INT*		0	Interrupt
94 95	PBTS		I	Parallel Bus Type Select
93 96	BTS0		1	Bus Type Select 0
96 97	BTS1			Bus Type Select 0 Bus Type Select 1
97 98	CS*		Ι	Chip Select
90	പ ്		1	Chip Select

99	TS0	Ι	Transceiver Select 0
100	TS1	Ι	Transceiver Select 1
_	EQVSS1	_	Equalizer Analog Signal Ground
_	EQVSS2	_	Equalizer Analog Signal Ground
-	EQVSS3	_	Equalizer Analog Signal Ground
—	EQVSS4	_	Equalizer Analog Signal Ground

Note: EQVSS lines are tied to RVSS lines in the 100-pin LQFP package.

PIN FUNCTION DESCRIPTION 5.1.1 SYSTEM (BACKPLANE) INTERFACE PINS

Signal Name:	TCLK
Signal Description:	Transmit Clock
Signal Type:	Input
A 2.048 MHz primary clock. Used to clock data through the transmit formatter.	

Signal Name:	TSER
Signal Description:	Transmit Serial Data
Signal Type:	Input
Transmit NRZ serial dat	a. Sampled on the falling edge of TCLK when IBO disabled. Sampled on the falling
edge of SYSCLK when	the IBO function is enabled.

Signal Name:	TSYNC	
Signal Description:	Transmit Sync	
Signal Type:	Input / Output	
As an input, pulse at this pin will establish either frame or multiframe boundaries for the transmitter. As an output,		
can be programmed to output either a frame or multiframe pulse.		

Signal Name:	RSER
Signal Description:	Receive Serial Data
Signal Type:	Output
Received NRZ serial d	lata. Updated on rising edg

Received NRZ serial data. Updated on rising edges of RCLK when the receive elastic store is disabled. Updated on the rising edges of SYSCLK when the receive elastic store is enabled.

Signal Name:	RSYNC
Signal Description:	Receive Sync
Signal Type:	Input/Output

An extracted pulse, one RCLK wide, is output at this pin which identifies either frame or CAS/CRC4 multiframe boundaries. If the receive elastic store is enabled, then this pin can be enabled to be an input at which a frame boundary pulse synchronous with SYSCLK is applied.

Signal Name:	SYSCLK
Signal Description:	System Clock
Signal Type:	Input
2 0 4 0 M T 1 1 1 4	· · · · · · · · · · · · · · · · · · ·

2.048MHz clock that is used to clock data out of the receive elastic store. When the Interleave Bus Option is enable this can be a 4.096MHz, 8.192MHz or 16.384MHz clock

Signal Name:OUTASignal Description:User Selectable Output ASignal Type:OutputA multifunction pin that can be programmed by the host to output various alarms, clocks or data, or used to control external circuitry.

Signal Name:OUTBSignal Description:User Selectable Output BSignal Type:OutputA multifunction pin that can be programmed by the host to output various alarms, clocks or data, or used to control external circuitry.

5.1.2 ALTERNATE JITTER ATTENUATOR

Signal Name:AJACKISignal Description:Alternate Jitter Attenuator Clock InputSignal Type:InputClock input to alternate jitter attenuator

Signal Name:AJACKOSignal Description:Alternate Jitter Attenuator Clock OutputSignal Type:OutputClock output of alternate jitter attenuator

5.1.3 CLOCK SYNTHESIZER

Signal Name:4/8/16MCKSignal Description:4.096MHz / 8.192MHz / 16.384MHz Clock OutputSignal Type:OutputA 4.096MHz, 8.192MHz, or 16.384MHz clock output that is referenced to one of the 4 recovered line clocks(RCLKs) or to an external 2.048MHz reference.

Signal Name:	REFCLK
Signal Description:	Reference Clock
Signal Type:	Input/Output

Can be configured as an output to source a 2.048MHz reference clock or as an input to supply a 2.048MHz reference clock from an external source to the clock synthesizer.

5.1.4 PARALLEL PORT CONTROL PINS

Signal Name:INT*Signal Description:InterruptSignal Type:OutputFlags host controller during conditions and change of conditions defined in the Status Registers 1 and 2 and theHDLC Status Register. Active low, open drain output

Signal Name:BTS0Signal Description:Bus Type Select Bit 0Signal Type:InputUsed in conjunction with BTS1 to select between MUX, NON-MUX, serial bus operation and output High Zmode.

Signal Name:BTS1Signal Description:Bus Type Select Bit 0Signal Type:InputUsed in conjunction withBTS0 to select between MUX, NON-MUX, serial bus operation and output High Zmode.

Signal Name:	TS0
Signal Description:	Transceiver Select Bit 0
Signal Type:	Input
Used in conjunction with	FS1 to select one of four Transceivers

Signal Name:TS1Signal Description:Transceiver Select Bit 0Signal Type:InputUsed in conjunction with FS0 to select one of four Transceivers

Signal Name:PBTSSignal Description:Parallel Bus Type SelectSignal Type:InputUsed to select between Motorola and Intel parallel bus types.

Signal Name:	AD0 TO AD7/SDO
Signal Description:	Data Bus or Address/Data Bus[D0 to D6]
	Data Bus or Address/Data bus[D7] / Serial Port Output
Signal Type:	Input/Output
In non-multiplexed bus of	operation (MUX = 0), serves as the data bus. In multiplexed bus operation (MUX = 1),

serves as a 8-bit multiplexed address / data bus.

Signal Name:A0 TO A4Signal Description:Address BusSignal Type:InputIn non-multiplexed bus operation (MUX = 0), serves as the address bus. In multiplexed bus operation (MUX = 1), these pins are not used and should be tied low.

Signal Name:	RD*(DS*)/SCLK
Signal Description:	Read Input - Data Strobe / Serial Port Clock
Signal Type:	Input
RD* and DS* are active	low signals. DS active HIGH when $MUX = 0$. See bus timing diagrams.

Signal Name:	CS*
Signal Description:	Chip Select
Signal Type:	Input
Must be low to read or write to the device. CS* is an active low signal.	

Signal Name:ALE(AS)/A5Signal Description:Address Latch Enable(Address Strobe) or A6Signal Type:InputIn non-multiplexed bus operation (MUX = 0), serves as the upper address bit. In multiplexed bus operation (MUX = 1), serves to de-multiplex the bus on a positive-going edge.

Signal Name:	WR*(R/W*)/SDI
Signal Description:	Write Input(Read/Write) / Serial Port Data Input
Signal Type:	Input
WR* is an active low signal.	

5.1.5 SERIAL PORT CONTROL PINS

Signal Name:	SDO
Signal Description:	Serial Port Output
Signal Type:	Output
Data at this output can be	updated on the rising or falling edge of SCLK

Signal Name:SDISignal Description:Serial Port Data InputSignal Type:InputData at this input can be sampled on the rising or falling edge of SCLK

Signal Name:ICESSignal Description:Input Clock Edge SelectSignal Type:InputUsed to select which SCLK clock edge will sample data at SDI

Signal Name:	OCES
Signal Description:	Output Clock Edge Select
Signal Type:	Input

Used to select which SCLK clock edge will update data at SDO

Signal Name:SCLKSignal Description:Serial Port ClockSignal Type:InputUsed to clock data into and out of the serial port

5.1.6 LINE INTERFACE PINS

details.

Signal Name:MCLKSignal Description:Master Clock InputSignal Type:InputA 2.048 MHz (? 50 ppm) clock source with TTL levels is applied at this pin. This clock is used internally forboth clock/data recovery and for jitter attenuation.

Signal Name:	RTIP & RRING
Signal Description:	Receive Tip and Ring
Signal Type:	Input
0 1	ecovery circuitry. These pins connect via a 1:1 transformer to the E1 line. See Section
19 for details.	

Signal Name:	TTIP & TRING
Signal Description:	Transmit Tip and Ring
Signal Type:	Output
Analog line driver outputs	. These pins connect via a 1:2 step-up transformer to the E1 line. See Section 19 for

5.1.7 SUPPLY PINS

Signal Name:DVDDSignal Description:Digital Positive SupplySignal Type:Supply3.3 volts +/-5% Should be tied to the RVDD and TVDD pins.

Signal Name:RVDDSignal Description:Receive Analog Positive SupplySignal Type:Supply3.3 volts +/-5% Should be tied to the DVDD and TVDD pins.

Signal Name:TVDDSignal Description:Transmit Analog Positive SupplySignal Type:Supply3.3 volts +/-5% Should be tied to the RVDD and DVDD pins.

Signal Name:DVSSSignal Description:Digital Signal GroundSignal Type:Supply0.0 volts. Should be tied to the RVSS and TVSS pins.

Signal Name:RVSSSignal Description:Receive Analog Signal GroundSignal Type:Supply0.0 volts. Should be tied to DVSS and TVSS.

Signal Name:EQVSSSignal Description:Receiver Equalizer Analog Signal GroundSignal Type:Supply0.0 volts. Should be tied to DVSS and TVSS. Not accessible in the 100-pin LQFP package.

Signal Name:TVSSSignal Description:Transmit Analog Signal GroundSignal Type:Supply0.0 volts. Should be tied to DVSS and RVSS.

6. HOST INTERFACE PORT

The DS21Q50 is controlled via either a non–multiplexed bus, a multiplexed bus or serial interface bus by an external microcontroller or microprocessor. The device can operate with either Intel or Motorola bus timing configurations. See Table 6-1 for a description of the bus configurations. All Motorola bus signals are listed in parenthesis (). See the timing diagrams in the A.C. Electrical Characteristics in Section 22 for more details.

PBTS	BTS1	BTS0	Parallel Port Mode
0	0	0	Intel Multiplexed
0	0	1	Intel Non-Multiplexed
1	0	0	Motorola Multiplexed
1	0	1	Motorola Non-Multiplexed
Х	1	0	Serial
X	1	1	TEST (Outputs High Z)

Table 6-1 BUS MODE SELECT

6.1 PARALLEL PORT OPERATION

When using the parallel interface on the DS21Q50 (BTS1 = 0) the user has the option for either multiplexed bus operation (BTS1 = 0, BTS0 = 0) or non-multiplexed bus operation (BTS1 = 0, BTS0 = 1). The DS21Q50 can operate with either Intel or Motorola bus timing configurations. If the PBTS pin is tied low, Intel timing will be selected; if tied high, Motorola timing will be selected. All Motorola bus signals are listed in parenthesis (). See the timing diagrams in section 24 for more details.

6.2 SERIAL PORT OPERATION

Setting BTS1 pin = 1 and the BTS0 pin = 0 enables the serial bus interface on the DS21Q50. Port read/write timing is unrelated to the system transmit and receive timing, allowing asynchronous reads or writes by the host. See Section 24 for the AC timing of the serial port. All serial port accesses are LSB first. See Figure 6-1, Figure 6-2, Figure 6-3, and Figure 6-4 for more details.

Reading or writing to the internal registers requires writing one address/command byte prior to transferring register data. The first bit written (LSB) of the address/command byte specifies whether the access is a read (1) or a write (0). The next 5 bits identify the register address. The next bit is reserved and must be set to 0 for proper operation. The last bit (MSB) of the address/command byte enables the burst mode when set to 1. The burst mode causes all registers to be consecutively written or read.

All data transfers are initiated by driving the CS* input low. When Input Clock-Edge Select (ICES) is low, input data is latched on the rising edge of SCLK and when ICES is high, input data is latched on the falling edge of SCLK. When Output Clock-Edge Select (OCES) is low, data is output on the falling edge of SCLK and when OCES is high, data is output on the rising edge of SCLK. Data is held until the next falling or rising edge. All data transfers are terminated if the CS* input transitions high. Port control logic is disabled and SDO is tri-stated when CS* is high.

Figure 6-1 SERIAL PORT OPERATION MODE 1

ICES = 1 (sample SDI on the falling edge of SCLK) OCES = 1 (update SDO on rising edge of SCLK)




Figure 6-2 SERIAL PORT OPERATION MODE 2

ICES = 1 (sample SDI on the falling edge of SCLK) OCES = 0 (update SDO on falling edge of SCLK)




Figure 6-3 SERIAL PORT OPERATION MODE 3

ICES = 0 (sample SDI on the rising edge of SCLK) OCES = 0 (update SDO on falling edge of SCLK)





Figure 6-4 SERIAL PORT OPERATION MODE 4

ICES = 0 (sample SDI on the rising edge of SCLK) OCES = 1 (update SDO on rising edge of SCLK)



6.3 REGISTER MAP Table 6-2 REGISTER MAP SORTED BY ADDRESS

ADDRESS	R/W	REGISTER NAME	REGISTER ABBREVIATION		
00	R	BPV or Code Violation Count 1	VCR1		
01	R	BPV or Code Violation Count 2	VCR2		
02	R	CRC4 Error Count 1	CRCCR1		
03	R	CRC4 Error Count 2	CRCCR2		
04	R	E-Bit Count 1 / PRBS Error Count 1	EBCR1		
05	R	E-Bit Count 2 / PRBS Error Count 2	EBCR2		
06	R	FAS Error Count 1	FASCR1		
07	R	FAS Error Count 2	FASCR2		
08	R/W	Receive Information	RIR		
09	R	Synchronizer Status	SSR		
0A	R/W	Status 1	SR1		
OB	R/W	Status 2	SR2		
0C	-	Unused	-		
0D	-	Unused	_		
0E	-	Unused	_		
0F	R	Device ID SEE NOTE 2	IDR		
10	R/W	Receive Control	RCR		
11	R/W	Transmit Control 1	TCR		
12	R/W	Common Control 1	CCR1		
13	R/W	Common Control 2	CCR2		
14	R/W	Common Control 3	CCR3		
15	R/W	Common Control 4	CCR4		
16	R/W	Common Control 5	CCR5		
17	R/W	Line Interface Control Register	LICR		
17	R/W	Interrupt Mask 1	IMR1		
18	R/W	Interrupt Mask 2	IMR1 IMR2		
19 1A	R/W	Output A Control	OUTAC		
1A 1B	R/W	Output B Control	OUTAC		
1B 1C	R/W	*	IBOR		
		Interleave Bus Operation Register	SCICR		
1D	R/W	System Clock Interface Control Register SEE NOTE 2 Test 2 SEE NOTE 1			
1E	R/W		TEST2 (set to 00h)		
1F	R/W	Test 3 SEE NOTE 1	TEST3 (set to 00h)		
20	R/W	Transmit Align Frame	TAF		
21	R/W	Transmit Non-Align Frame	TNAF		
22	R	Transmit DS0 Monitor	TDS0M		
23	R/W	Transmit Idle Definition	TIDR		
24	R/W	Transmit Idle 1	TIR1		
25	R/W	Transmit Idle 2	TIR2		
26	R/W	Transmit Idle 3	TIR3		
27	R/W	Transmit Idle 4	TIR4		
28	R	Receive Align Frame	RAF		
29	R	Receive Non-Align Frame	RNAF		
2A	R	Receive DS0 Monitor	RDS0M		
2B	R/W	Per-Channel Loopback Control 1	PCLB1		
2C	R/W	Per-Channel Loopback Control 2	PCLB2		
2D	R/W	Per-Channel Loopback Control 3	PCLB3		
2E	R/W	Per-Channel Loopback Control 4	PCLB4		
2F	R/W	Test 1 SEE NOTE 1	TEST1 (set to 00h)		

NOTES:

- 1. Test Registers are used only by the factory; these registers must be cleared (set to all zeros) on power– up initialization to insure proper operation.
- 2 The Device ID register and the System Clock Interface Control register exist in Transceiver #1 only. (TS0, TS1 = 0)

7. CONTROL, ID, AND TEST REGISTERS

The operation of the DS21Q50 is configured via a set of seven control registers. Typically, the control registers are only accessed when the system is first powered up. Once the device has been initialized, the control registers will only need to be accessed when there is a change in the system configuration. There is one Receive Control Register (RCR), one Transmit Control Registers (TCR), and five Common Control Registers (CCR1 to CCR5). Each of these registers are described in this section.

There is a device Identification Register (IDR) at address 0Fh. The MSB of this read—only register is fixed to a one indicating that an E1 Quad Transceiver is present. The next 3 MSBs are reserved for future use. The lower 4 bits of the device ID register are used to identify the revision of the device. This register exists in Transceiver #1 only. (TS0, TS1 = 0)

The Test registers at addresses 1E, 1F, and 2F hex are used by the factory in testing the DS21Q50. On powerup, the Test registers should be set to 00h in order for the DS21Q50 to operate properly.

Register Name:	IDR
Register Description:	DEVICE IDENTIFICATION REGISTER
Register Address:	0F Hex

Bit #	7	6	5	4	3	2	1	0
SYM	1	0	0	0	ID3	ID2	ID1	ID0

SYMBOL BIT NAME AND DESCRIPTION

1	7	Bit 7.
0	6	Bit 6.
0	5	Bit 5.
0	4	Bit 4.
ID3	3	Chip Revision Bit 3. MSB of a decimal code that represents the chip
		revision.
ID2	1	Chip Revision Bit 2.
ID1	2	Chip Revision Bit 1.
ID0	0	Chip Revision Bit 0. LSB of a decimal code that represents the chip
		revision.

7.1 POWER–UP SEQUENCE

On power–up, after the supplies are stable the DS21Q50 should be configured for operation by writing to all of the internal registers (this includes setting the Test Registers to 00h) since the contents of the internal registers cannot be predicted on power–up. The LIRST (CCR5.4) should be toggled from zero to one to reset the line interface circuitry (it will take the device about 40ms to recover from the LIRST bit being toggled). Finally, after the SYSCLK input is stable, the ESR bits (CCR4.5 & CCR4.6) should be toggled from a zero to a one (this step can be skipped if the elastic store is disabled).

Register Name:	RCR
Register Description:	RECEIVE CONTROL REGISTER
Register Address:	10 Hex

Bit #	7	6	5	4	3	2	1	0
SYM	RSMF	RSM	RSIO	RESE	-	FRC	SYNCE	RESYN
								С

SYMBOL	BIT	NAME AND DESCRIPTION
RSMF	7	RSYNC Multiframe Function. Only used if the RSYNC pin is
		programmed in the multiframe mode (RCR.6=1).
		0 = RSYNC outputs CAS multiframe boundaries
		1 = RSYNC outputs CRC4 multiframe boundaries
RSM	6	RSYNC Mode Select.
		0 = frame mode (see the timing in Section 22.1)
		1 = multiframe mode (see the timing in Section 22.1)
RSIO	5	RSYNC I/O Select. (Note: this bit must be set to zero when RCR
		.4=0).
		0 = RSYNC is an output (depends on RCR.6)
		1 = RSYNC is an input (only valid if elastic store enabled)
RESE	4	Receive Elastic Store Enable.
		0 = elastic store is bypassed
		1 = elastic store is enabled
-	3	Unused. Should Be set = 0 for proper operation
FRC	2	Frame Resync Criteria.
		0 = resync if FAS received in error 3 consecutive times
		1 = resync if FAS or bit 2 of non–FAS is received in error 3 consecutive
		times
SYNCE	1	Sync Enable.
		0 = auto resync enabled
		1 = auto resync disabled
RESYNC	0	Resync. When toggled from low to high, a resync is initiated. Must be
		cleared and set again for a subsequent resync.

TABLE 7-1 SYNC/RESYNC CRITERIA

FRAME OR MULTIFRAME LEVEL	SYNC CRITERIA	RESYNC CRITERIA	ITU SPEC.
FAS	FAS present in frame N and N + 2, and FAS not present in frame N + 1	Three consecutive incorrect FAS received Alternate (RCR1.2=1) the above criteria is met or three consecutive	G.706 4.1.1 4.1.2
CRC4	Two valid MF alignment words found within 8 ms	incorrect bit 2 of non–FAS received 915 or more CRC4 code words out of 1000 received in error	G.706 4.2 and 4.3.2
CAS	Valid MF alignment word found and previous timeslot 16 contains code other than all zeros	Two consecutive MF alignment words received in error	G.732 5.2

Register Name		TCR								
Register Descri	-	TRANSMIT CONTROL REGISTER								
Register Addre	ess:	11 H	ex							
D'		6	_	4	2	2	1	0		
Bit # 7	<u>a</u>	6	5	4	3	2	1			
SYM IFS	8 1	FPT	AEBE	TUA1	TSiS	TSA1	TSM	TSIO		
CVADOI	БІТ	NT A N /		ECOLDT						
SYMBOL	BIT		E AND D							
IFSS	7		1al Frame SYSC norm	•	cı.					
					UT mada (
						TSIO = 0)				
			• •	u by the le	covered rec	eive frame	sync. The	ISINC		
		-	ignored	in the OU	TDI IT mod	e (TSIO =	1) than TC	VNC		
					ame frame		1) then 15	INC		
TFPT	6	-	s the fective mit Times			sync.				
11'F 1	0				-	rced interna	lly from th			
			NAF regist		c Alami sou		any nom u			
			0		Alorm col	urced from	TCED			
AEBE	5		natic E–Bi				ISER			
ALDE	5				set in the tr	ansmit dire	ction			
				•		mit direction				
TUA1	4		mit Unfra	•			1			
10/11	•		insmit data		1105.					
				•	one's code)				
TSiS	3		mit Interi							
1.0.00	C		mple Si bit							
			-	-		F registers (in this mod	le. TCR.6		
			be set to 0)			0 (,		
TSA1	2		mit Signa	ling All O	nes.					
			ormal opera	-						
		$1 = \mathbf{for}$	rce timeslo	t 16 in ever	y frame to a	all ones				
TSM	1	TSYN	NC Mode	Select.	-					
		0 = fra	ime mode (see the tim	ing in Section	on 22.2)				
		$1 = C_{4}$	AS and CR	C4 multifra	me mode (see the timi	ng in Sectio	on 22.2)		
TSIO	0	TSYN	IC I/O Sel	ect.						
		0 = TS	SYNC is an	n input						
		1 = TS	SYNC is ar	n output						

NOTE: See Figure 22-9 for more details about how the Transmit Control Register affects the operation of the DS21Q50.

Register Name: Register Description: Register Address:			CCR CON 12 H	IMON CO	ONTROL	REGISTE	CR 1				
Bit #	7		6	5	3	2	1	0			
SYM	FLF	3 1	HDB3								
SYMI	BOL	BIT	NAME	AND DE	ESCRIPTI	ON					
FL	В	7		-	ck. See Sec	tion 7.2 fo	r details				
			-	back disab							
		-	-	back enab							
THD	B 3	6		nit HDB3							
			-	3 disabled							
TIB	ЪС	5		3 enabled		A zaro to c	no tronsitio		cincle hit		
IID	DE	3			Bit Error. d in the tran			on causes a	single bit		
TCR	C4	4		nit CRC4		sinit paur					
ICK	.04	+		4 disabled							
				4 enabled							
RSN	ЛS	3			ng Mode S	elect.					
			0=CAS signaling mode. Receiver will search for the CAS MF alignment								
			signal								
			1=CCS signaling mode. Receiver will not search for the CAS MF								
			alignme	nt signal							
RHD	DB 3	2		e HDB3 l							
			0=HDB3 disabled								
5.01				3 enabled			~ ~ .				
PCL	MS	1			opback Mo		See Secti	on 0 for det	ails		
					Channel Loc	-					
חכים	$\mathbf{C}^{\mathbf{A}}$	0		al Per Cha e CRC4 I	annel Loopl	баск					
RCR	LC4	0		4 disabled							
				4 disabled							

7.2 FRAMER LOOPBACK

When CCR1.7 is set to a one, the DS21Q50 will enter a Framer LoopBack (FLB) mode. See Figure **4-1** for more details. This loopback is useful in testing and debugging applications. In FLB, the SCT will loop data from the transmitter back to the receiver. When FLB is enabled, the following will occur:

- 1. Data will be transmitted as normal at TPOSO and TNEGO.
- 2. Data input via RPOSI and RNEGI will be ignored.
- 3. The RCLK output will be replaced with the TCLK input.

Registe			CCR										
Register		-	COMMON CONTROL REGISTER 2										
Registe	r Addre	ess:	13 H	ex									
Bit #	7		6	5	4	3	2	1	0				
SYM	RCU	IS V	/CRFS										
5111	neo			CATS AND ANA INSERC LOTOMIC INCLA IUSS									
SYM	MBOL BIT NAME AND DESCRIPTION												
ECU	US	7	Error (Counter U	pdate Sele	ect. See Sec	tion 9 for det	ails.					
			0=update error counters once a second										
			1=upda	te error co	unters ever	ry 62.5 ms ((500 frames)						
VCR	RFS	6	VCR F	unction S	elect. See	Section 9 fo	or details.						
			0=coun	t BiPolar V	violations (BPVs)							
			1=coun	t Code Vic	olations (C	Vs)							
AA	IS	5	Autom	atic AIS (Generation	l.							
			0=disabled										
			1=enab	led									
AR	A	4	Autom	atic Remo	te Alarm	Generation	1.						
			0=disat										
			1=enab										
RSE	RC	3		Control.									
					-		d under all cor						
							e alignment co						
LOTO	CMC	2					. Determines						
							ver present RC	CLK if the T	CLK				
						igure 4-1).							
						TCLK stop	OS						
DCI		1			K if TCLK	-							
RCI	LA	1				-	te Criteria.						
					1		zeros (125 us)						
TO	aa	0			-		e zeros (1 ms)	41					
TCS	22	0					unction allows		~*				
				•			ce for the trans		UI.				
							to RCLK as s		nemit				
					CLK pin is	•	IN INCLIN dS S		11511111				
			CIUCK.	signal at 1	CLIX PIII IS	ignoreu							

7.3 AUTOMATIC ALARM GENERATION

The device can be programmed to automatically transmit AIS or Remote Alarm. When automatic AIS generation is enabled (CCR2.5 = 1), the device monitors the receive framer to determine if any of the following conditions are present: loss of receive frame synchronization, AIS alarm (all one's) reception, or loss of receive carrier (or signal). If any one (or more) of the above conditions is present, then the framer will either force an AIS alarm.

When automatic RAI generation is enabled (CCR2.4 = 1), the framer monitors the receive to determine if any of the following conditions are present: loss of receive frame synchronization, AIS alarm (all one's) reception, or loss of receive carrier (or signal) or if CRC4 multiframe synchronization cannot be found within 128ms of FAS synchronization (if CRC4 is enabled). If any one (or more) of the above conditions is present, then the framer will either transmit a RAI alarm. RAI generation conforms to ETS 300 011 specifications and a constant Remote Alarm will be transmitted if the DS21Q50 cannot find CRC4 multiframe synchronization within 400 ms as per G.706.

Register Name:CCR3Register Description:COMMON CONTROL REGISTERRegister Address:14 Hex

Bit #	7	6	5	4	3	2	1	0
SYM	RLB	LLB	LIAIS	TCM4	TCM3	TCM2	TCM1	TCM0

BIT	NAME AND DESCRIPTION
7	Remote Loopback. See Section 7.4 for details
	0 = loopback disabled
	1 = loopback enabled
6	Local Loopback. See Section 7.5 for details
	0=loopback disabled
	1=loopback enabled
5	Line Interface AIS Generation Enable.
	0=allow normal data to be transmitted at TTIP and TRING
	1=force unframed all ones to be transmitted at TTIP and TRING at the
	MCLK rate
4	Transmit Channel Monitor Bit 4. MSB of a channel decode that
	determines which transmit channel data will appear in the TDSOM
	register. See Section 9 or details.
3	Transmit Channel Monitor Bit 3.
2	Transmit Channel Monitor Bit 2.
1	Transmit Channel Monitor Bit 1.
0	Transmit Channel Monitor Bit 0. LSB of the channel decode.
	7 6 5 4 3 2 1

7.4 REMOTE LOOPBACK

When CCR4.7 is set to a one, the DS21Q50 will be forced into Remote LoopBack (RLB). In this loopback, data input via the RPOSI and RNEGI pins will be transmitted back to the TPOSO and TNEGO pins. Data will continue to pass through the receive framer of the DS21Q50 as it would normally and the data from the transmit formatter will be ignored. Please see Figure 4-1 for more details.

7.5 LOCAL LOOPBACK

When CCR4.6 is set to a one, the DS21Q50 will be forced into Local LoopBack (LLB). In this loopback, data will continue to be transmitted as normal. Data being received at RTIP and RRING will be replaced with the data being transmitted. Data in this loopback will pass through the jitter attenuator. Please see Figure 4-1 for more details.

Registe	r Name	e:	CCR	4									
Register		-		COMMON CONTROL REGISTER 4									
Registe	r Addro	ess:	15 H	ex									
Bit #	7		6	5	4	3	2	1	0				
SYM	LIRS	ST	RESA	RESR	RCM4	RCM3	RCM2	RCM1	RCM0				
SYMI	BOL	BIT	NAMI	E AND DH	ESCRIPTI	ON							
LIR		7	Line Interface Reset. Setting this bit from a zero to a one will initiate										
			an internal reset that affects the clock recovery state machine and jitter										
					lly this bit is		-	er–up. Mus	t be				
RES	2 4	6		-	ain for a su Store Align	-		a zoro to a	ono mov				
NL A	S A	0			-	-			•				
				force the receive elastic store's write/read pointers to a minim separation of half a frame. No action will be taken if the pointer separation is									
				already greater or equal to half a frame. If pointer separation is less then									
			half a f	half a frame, the command will be executed and data will be disrupted.									
				Should be toggled after SYSCLK has been applied and is stable. Must be cleared and set again for a subsequent align. See Section 16 for									
				red and set	again for a	subsequent	t align. See	Section 16	for				
RES	SD	5	details.	o Flactic	Store Res	at Satting t	his hit from	a zero to a	one will				
KL _k	ы	5				-							
			force the receive elastic store to a depth of one frame. Receive data is lost during the reset. Should be toggled after SYSCLK has been applied										
			and is stable. Must be cleared and set again for a subsequent reset. See										
			Section	16 for det	ails.								
RCM	M 4	4			el Monitor								
					receive char		ill appear i	n the RDS0	Μ				
RCN	M 3	3	-		on 9 for det l Monitor								
Ker	v1 5	5	Meterv	e channe		Dit 5.							
RCN	M2	2	Receiv	e Channe	l Monitor	Bit 2.							
RCN	M 1	1	Receiv	e Channe	el Monitor	Bit 1.							
RCN	M 0	0	Receiv	e Channe	l Monitor	Bit 0. LSB	of the cha	nnel decode	<u>.</u>				

								DS21			
Register Name	e:	CCR5	5								
Register Descr	ription:	COM	MON CO	ONTROL R	EGISTER	5					
Register Addr	ress:	16 He	ex								
Bit #	7	6	5	4	3	2	1	0			
SYM LIU	ODO	CDIG	LIUSI	IRTSEL	TPRBS1	TPRBS0	RPRBS1	RPRBS0			
SYMBOL	BIT	NAME	E AND D	ESCRIPTIO	DN						
LIUODO	7	Line Ir	nterface ()pen Drain (Option. Thi	s control bit d	letermines				
		whethe	r the TTIF	and TRING	outputs will	l be open drai	in or not. The	e			
		line driv	ver output	s can be force	ed open drai	n to allow 6V	/peak pulses	to			
		-		o allow the cr		• •	er interface.				
				nd TRING to	-	-					
				P and TRIN	1	1					
CDIG	6			nnect Indica							
				er the Line Ir		0					
			-	at TTIP and	I'RING inste	ead of the nor	rmal data				
			pattern. 0 = generate normal data at TTIP & TRING								
		-									
LILICI	F	0		.1010 patte			able This				
LIUSI	5			G.703 Synch uines whether				o1			
				n 6 of G.703)							
		-		703). This co		•	-				
		transmi		705). This co	muor nas no			C			
				configured to	support a no	ormal E1 sign	al				
				configured to		-					
IRTSEL	4			ation Select			-	l			
				normal 120 ol			-				
		ohm ter	mination.								
		0 = nor	mal 120 o	hm external t	ermination						
		1 = inte	ernally adju	ust receive ter	mination to	75 ohms					
TPRBS1	3	Transr	nit PRBS	5 Mode Bit 1	. See Table	211-1					
TPRBS 0	2	Transn	nit PRBS	Mode bit 0	. See Table	11-1					
RPRBS1	1	Receiv	e PRBS	Mode bit 1.	See Table	11-2					
RPRBS0	0	Receiv	e PRBS	Mode bit 0.	See Table	11-2					

8. STATUS AND INFORMATION REGISTERS

There is a set of four registers that contain information on the current real time status of a framer in the DS21Q50, Status Register 1 (SR1), Status Register 2 (SR2), Receive Information Register (RIR), and Synchronizer status Register (SSR).

When a particular event has occurred (or is occurring), the appropriate bit in one of these four registers will be set to a one. All of the bits in SR1, SR2, and RIR1 registers operate in a latched fashion. The Synchronizer Status Register contents are not latched. This means that if an event or an alarm occurs and a bit is set to a one in any of the registers, it will remain set until the user reads that bit. The bit will be cleared when it is read and it will not be set again until the event has occurred again (or in the case of the RUA1, RRA, RCL, and RLOS alarms, the bit will remain set if the alarm is still present).

The user will always precede a read of the SR1, SR2 and RIR registers with a write. The byte written to the register will inform the framer which bits the user wishes to read and have cleared. The user will write a byte to one of these registers, with a one in the bit positions he or she wishes to read and a zero in the bit positions he or she does not wish to obtain the latest information on. When a one is written to a bit location, the read register will be updated with the latest information. When a zero is written to a bit position, the read register will not be updated and the previous value will be held. A write to the status and information registers will be immediately followed by a read of the same register. The read result should be logically AND'ed with the mask byte that was just written and this value should be written back into the same register to insure that bit does indeed clear. This second write step is necessary because the alarms and events in the status registers occur asynchronously in respect to their access via the parallel port. This write–read– write scheme allows an external microcontroller or microprocessor to individually poll certain bits without disturbing the other bits in the register. This operation is key in controlling the DS21Q50 with higher–order software languages.

The SSR register operates differently than the other three. It is a read only register and it reports the status of the synchronizer in real time. This register is not latched and it is not necessary to precede a read of this register with a write.

The SR1and SR2 registers have the unique ability to initiate a hardware interrupt via the INT* output pin. Each of the alarms and events in SR1and SR2 can be either masked or unmasked from the interrupt pin via Interrupt Mask Register 1 (IMR1) and Interrupt Mask Register 2 (IMR2).

The interrupts caused by alarms in SR1 (namely RUA1, RRA, RCL, and RLOS) act differently than the interrupts caused by events in SR1 and SR2 (namely RSA1, RDMA, RSA0, RSLIP, RMF, TMF, SEC, TAF, LOTC, RCMF, and TSLIP). The alarm caused interrupts will force the INT* pin low whenever the alarm changes state (i.e., the alarm goes active or inactive according to the set/clear criteria in Table 8-1). The INT* pin will be allowed to return high (if no other interrupts are present) when the user reads the alarm bit that caused the interrupt to occur even if the alarm is still present.

The event caused interrupts will force the INT* pin low when the event occurs. The INT* pin will be allowed to return high (if no other interrupts are present) when the user reads the event bit that caused the interrupt to occur.

Registe Registe Registe	r Descr	iption:	RIR RECEIVE INFORMATION REGISTER 08 Hex								
Bit #	7		6	5	4	3	2	1	0		
SYM	RGN	M1 I	RGM0	JALT	RESF	RESE	CRCRC	FASRC	CASRC		
SYMI RGI	-	BIT 7	NAME AND DESCRIPTION Receive Gain Monitor Bit 1.								
RGM0 6		Receiv	e Gain M	onitor Bit	0.						
JAI	LT	5		to within 4	-	-	n the jitter att 1 for debuggi				
RE	SF	4		re Elastic S 1 a frame is		Set when t	he receive el	astic store b	ouffer		
RE	SE	3			Store Emp l a frame is	-	en the receive	e elastic stor	re		
CRC	CRC	2	CRC I	-		-	915/1000 co	ode words a	are		
FAS	RC	1		-	teria Met.	Set when 3	3 consecutive	e FAS word	ls are		
CAS	RC	0		received in error. CAS Resync Criteria Met. Set when 2 consecutive CAS MF alignment words are received in error.							

										D_{k}		
Registe	er Name	:	SSR									
Registe	r Descri	iption:	SYN	SYNCHRONIZER STATUS REGISTER								
Registe	er Addre	ess:	09 H	09 Hex								
Bit #	7		6	5	4	3	2	1	0			
SYM	CSC	25	CSC4	CSC3	CSC2	CSC0	FASSA	CASSA	CRC4SA			
SYM	BOL	BIT	NAMI	E AND DE	SCRIPTI	ON						
CSO	C5	7	CRC4	Sync Cour	nter Bit 5.	MSB of th	e 6-bit cou	inter.				
CSO	C4	6	CRC4	Sync Cou	nter Bit 4.							
CSO	C3	5	CRC4	Sync Cou	nter Bit 3.							
CSO	C2	4	CRC4	Sync Cou	nter Bit 2.							
CSO	C0	3		•	nter Bit 0.	LSB of the	e 6–bit cour	nter. Counte	er Bit 1 is			
			not acc	essible.								
FAS	SSA	2		•	. Set while	the synchro	onizer is sea	rching for a	lignment			
				FAS level.								
CAS	SSA	1		CAS MF Sync Active. Set while the synchronizer is searching for the								
				IF alignmer								
CRC	4SA	0		-		t while the	synchronize	er is searchin	ng for the			
			CRC4	MF alignm	ent word.							

8.1 CRC4 SYNC COUNTER

The CRC4 Sync Counter increments each time the 8 ms CRC4 multiframe search times out. The counter is cleared when the framer has successfully obtained synchronization at the CRC4 level. The counter can also be cleared by disabling the CRC4 mode (CCR1.0=0). This counter is useful for determining the amount of time the framer has been searching for synchronization at the CRC4 level. ITU G.706 suggests that if synchronization at the CRC4 level cannot be obtained within 400 ms, then the search should be abandoned and proper action taken. The CRC4 Sync Counter will rollover.

Table 8-1 ALARM CRITERIA

ALARM	SET CRITERIA	CLEAR CRITERIA	ITU
			SPEC.
RSA1 (receive	over 16 consecutive frames	over 16 consecutive frames (one full	G.732
signaling all ones)	(one full MF) timeslot 16	MF) timeslot 16 contains three or more	4.2
	contains less than three zeros	zeros	
RSA0 (receive	over 16 consecutive frames	over 16 consecutive frames (one full	G.732
signaling all zeros)	(one full MF) timeslot 16	MF) timeslot 16 contains at least a	5.2
	contains all zeros	single one	
RDMA (receive	bit 6 in timeslot 16 of frame 0	bit 6 in timeslot 16 of frame 0 set to	O.162
distant multiframe	set to one for two consecutive	zero for two consecutive MF	2.1.5
alarm)	MF		
RUA1 (receive	less than three zeros in two	more than two zeros in two frames	0.162
unframed all ones)	frames (512–bits)	(512–bits)	1.6.1.2
RRA (receive remote	bit 3 of non-align frame set to	bit 3 of non-align frame set to zero for	0.162
alarm)	one for three consecutive	three consecutive occasions	2.1.4
	occasions		
RCL (receive carrier	255 (or 2048) consecutive	in 255-bit times, at least 32 ones are	G.775 /
loss)	zeros received	received	G.962

<u> </u>	N 7		CD 4									
Registe			SR1									
Registe		-		STATUS REGISTER 1 0A Hex								
Registe	er Addi	ress:	UA H	ex								
Bit #	7	1	6	5	4	3	2	1	0			
SYM	RSA	A1 I	RDMA	RSA0	RSLIP	RUA1	RRA	RCL	RLOS			
	DOI	DIT				AN						
SYMBOLBITNAME AND DESCRIPTIONRSA17Receive Signaling All Ones. Set when the contents of timeslot 16												
RSA	A1	7		0	0							
				contains less than three zeros over 16 consecutive frames. This alarm is								
			not disabled in the CCS signaling mode. Both RSA1 and RSA0 will be									
		<i>.</i>	set if a change in signaling is detected.									
RDN	MA	6	Receive Distant MF Alarm. Set when bit–6 of timeslot 16 in frame 0 has been set for two consecutive multiframes. This alarm is not disabled									
				in the CCS signaling mode.								
RS	10	F		0	0	Cot when			1-4 16			
K5/	AU	5	Receive Signaling All Zeros. Set when over a full MF, timeslot 16									
			contains all zeros. Both RSA1 and RSA0 will be set if a change in signaling is detected.									
RSI	ĪÐ	4	0	-		Set when t	he electic c	tore has eit	her			
KSI	-11	4			-		ne clastic s	autore mas en				
RU	Δ1	3	repeated or deleted a frame of data. Receive Unframed All Ones. Set when an unframed all ones code is									
Rei		5	received at RPOSI and RNEGI.									
RR	A	2	Receive Remote Alarm. Set when a remote alarm is received at									
			RPOSI and RNEGI.									
RC	CL	1	Receive	Receive Carrier Loss. Set when 255 (or 2048 if CCR2.1=1)								
			consecutive zeros have been detected at RTIP and RRING. (note: a									
			receiver	carrier lo	ss based on	data receiv	ed at RPC	SI and RN	EGI is			
			available in the HSR register)									
RLO	OS	0	Receive	e Loss of	Sync. Set	when the de	evice is not	synchroniz	ed to the			
			receive	E1 stream								

Register Name		IMR									
Register Desci	-			MASK RH	GISTER	1					
Register Addr	ess:	18 H	ex								
Bit # 7		6	5	4	3	2	1	0			
SYM RSA	A1]	RDMA	RSA0	RSLIP	RUA1	RRA	RCL	RLOS			
SYMBOL	BIT	NAMI	E AND DF	SCRIPTI	ON						
RSA1	7			ng All One							
			rupt maske	0							
			rupt enable								
RDMA	6		Receive Distant MF Alarm.								
		0=inter	0=interrupt masked								
			rupt enable								
RSA0	5		Receive Signaling All Zeros.								
		0=interrupt masked									
			rupt enable								
RSLIP	4	Receive Elastic Store Slip Occurrence.									
		0=inter	rupt maske	ed -							
		1=inter	rupt enable	ed							
RUA1	3	Receiv	e Unfram	ed All On	es.						
		0=inter	rupt maske	ed							
		1=inter	rupt enable	ed							
RRA	2	Receiv	e Remote	Alarm.							
		0=inter	rupt maske	ed							
		1=inter	rupt enable	ed							
RCL	1	Receiv	e Carrier	Loss.							
		0=inter	rupt maske	ed							
		1=inter	rupt enable	ed							
RLOS	0	Receiv	e Loss of	Sync.							
			rupt maske								
		1=inter	rupt enable	ed							

Register Name: Register Description: Register Address:			SR2 STATUS REGISTER 2 0B Hex									
Register	r Addr	ess:	OR F	lex								
Bit #	Bit # 7		6 5		4 3		2	1	0			
SYM	YM RMF			TMF	SEC	TAF	LOTC	RCMF	PRBSD			
SYME	SOL	BIT	NAMI	E AND DF	SCRIPTI	ON						
RM		7			iltiframe.		e ms (regard	dless if CA	S			
					d or not) on	•						
RA	F	6		0	r ame. Set e	•	0		0			
			frames. Used to alert the host that Si and Sa bits are available in the									
				nd RNAF r	U		/ 11					
TM	F	5			r ame. Set e ame bound		(regardless	1f CRC4 1s	enabled)			
SEC	7	4					of one seco	and based o	n RCI K			
SLA	<i></i>	-	One Second Timer. Set on increments of one second based on RCLK. If CCR2.7=1, then this bit will be set every 62.5 ms instead of once a									
			second				<i>ory</i> o <u>2.</u> <i>c</i> mic	instead of	onee a			
TA	F	3	Transmit Align Frame. Set every 250 ? s at the beginning of align									
			frames. Used to alert the host that the TAF and TNAF registers need to									
			be upd									
LOT	C	2	Loss of Transmit Clock. Set when the TCLK pin has not transitioned									
			for one channel time (or 3.9 ms). Will force the LOTC pin high if									
RCM	1E	1	enabled via TCR2.0. Receive CRC4 Multiframe. Set on CRC4 multiframe boundaries; will									
KUN	11,	1							· ·			
			continue to be set every 2 ms on an arbitrary boundary if CRC4 is disabled.									
PRB	SD	0			Bit Seque	ence Detec	t. When re	ceive PRB	S is			
			Pseudo Random Bit Sequence Detect. When receive PRBS is enabled this bit will be set when the 2^{15} -1 PRBS pattern is detected at									
			RPOS	and RNEG	. The PRB	S pattern c	an be fram	ed, un-fran	ned, or in			
			a specif	ic time slot	-							

Register Nam		IMR				_		
Register Descr	-			MASK RI	EGISTER	2		
Register Addr	ess:	19 H	lex					
			_					
Bit # 7		6	5	4	3	2	1	0
SYM RM	1F	RAF	TMF	SEC	TAF	LOTC	RCMF	PRBSD
SYMBOL	BIT			SCRIPTI	ON			
RMF	7		e CAS M					
			rupt maske					
			rupt enable					
RAF	6	Receiv	e Align Fi	rame.				
		0=inter	rupt maske	d				
		1=inter	rupt enable	d				
TMF	5	Trans	nit Multif	rame.				
		0=inter	rupt maske	d				
		1=inter	rupt enable	d				
SEC	4	One Se	econd Tim	er.				
		0=inter	rupt maske	d				
		1=inter	rupt enable	d				
TAF	3	Transı	nit Align H	Frame.				
		0=inter	rupt maske	d				
		1=inter	rupt enable	d				
LOTC	2	Loss C	of Transmi	it Clock.				
		0=inter	rupt maske	d				
		1=inter	rupt enable	d				
RCMF	1		-	Aultifram	e.			
		0=inter	rupt maske	d				
			rupt enable					
PRBSD	0		-	Bit Seque	ence Detec	t.		
	-		rupt maske	-				
			rupt enable					
		1 11101		~				

9. ERROR COUNT REGISTERS

There are a set of four counters in each transceiver of the DS21Q50 that record bipolar or code violations, errors in the CRC4 SMF code words, E bits as reported by the far end, and word errors in the FAS. The E-Bit counter is re-configured for counting errors in the PRBS pattern if receive PRBS is enabled. Each of these four counters are automatically updated on either one second boundaries (CCR2.7=0) or every 62.5 ms (CCR2.7=1) as determined by the timer in Status Register 2 (SR2.4). Hence, these registers contain performance data from either the previous second or the previous 62.5 ms. The user can use the interrupt from the one second timer to determine when to read these registers. The user has a full second (or 62.5 ms) to read the counters before the data is lost. All four counters will saturate at their respective maximum counts and they will not rollover.

9.1 BPV OR CODE VIOLATION COUNTER

Violation Count Register 1 (VCR1) is the most significant word and VCR2 is the least significant word of a 16– bit counter that records either BiPolar Violations (BPVs) or Code Violations (CVs). If CCR2.6=0, then the VCR counts bipolar violations. Bipolar violations are defined as consecutive marks of the same polarity. In this mode, if the HDB3 mode is set for the receiver via CCR1.2, then HDB3 code words are not counted as BPVs. If CCR2.6=1, then the VCR counts code violations as defined in ITU O.161. Code violations are defined as consecutive bipolar violations of the same polarity. In most applications, the framer should be programmed to count BPVs when receiving AMI code and to count CVs when receiving HDB3 code. This counter increments at all times and is not disabled by loss of sync conditions. The counter saturates at 65,535 and will not rollover. The bit error rate on an E1 line would have to be greater than 10^{-2} before the VCR would saturate.

Register Name: Register Description: Register Address:		on: BIP	VCR1, VCR2 BIPOLAR VIOLATION COUNT REGISTERS 00 Hex, 01 Hex									
Bit #	7	6	5	4	3	2	1	0				
SYM	V15	V14	V13	V12	V11	V10	V9	V8				
SYM	V7	V6	V5	V4	V3	V2	V1	V0				
SYMI	BOL	BIT	NAME A	AND DES	CRIPTIO	N						
V1	5	VCR1.7	MSB of	the 16–bit	code viola	tion count						
V)	VCR2.0	LSB of t	he 16–bit (code violat	ion count						

9.2 CRC4 ERROR COUNTER

CRC4 Count Register 1 (CRCCR1) is the most significant word and CRCCR2 is the least significant word of a 16–bit counter that records word errors in the Cyclic Redundancy Check 4 (CRC4). Since the maximum CRC4 count in a one second period is 1000, this counter cannot saturate. The counter is disabled during loss of sync at either the FAS or CRC4 level; it will continue to count if loss of multiframe sync occurs at the CAS level. CRCCR1 and CRCCR2 have an alternate function.

Register Name:	CRCCR1, CRCCR2
Register Description:	CRC4 COUNT REGISTERS
Register Address:	02 Hex, 03 Hex

Bit #	7	6	5	4	3	2	1	0
SYM	CRC15	CRC14	CRC13	CRC12	CRC11	CRC10	CRC9	CRC8
SYM	CRC7	CRC6	CRC5	CRC4	CRC/3	CRC2	CRC1	CRC0

SYMBOL	BIT	NAME AND DESCRIPTION
CRC15	CRCCR17	MSB of the 16–Bit CRC4 error count
CRC0		LSB of the 16–Bit CRC4 error count

9.3 E-BIT / PRBS BIT ERROR COUNTER

E-bit Count Register 1 (EBCR1) is the most significant word and EBCR2 is the least significant word of a 16-bit counter that records Far End Block Errors (FEBE) as reported in the first bit of frames 13 and 15 on E1 lines running with CRC4 multiframe. These error count registers will increment once each time the received E-bit is set to zero. Since the maximum E-bit count in a one second period is 1000, this counter cannot saturate. The counter is disabled during loss of sync at either the FAS or CRC4 level; it will continue to count if loss of multiframe sync occurs at the CAS level.

Alternately, this counter will count bit errors in the received PRBS pattern when the receive PRBS function is enabled. In this mode, the counter is active when the receive PRBS detector can synchronize to the PRBS pattern. This pattern may be framed, unframed or in any time slot. See section 11 for more details.

Register Name:	EBCR1, EBCR2
Register Description:	E-BIT COUNT REGISTERS
Register Address:	04 Hex, 05 Hex

Bit #	7	6	5	4	3	2	1	0
SYM	EB15	EB14	EB13	EB12	EB11	EB10	EB9	EB8
SYM	EB7	EB6	EB5	EB4	EB3	EB2	EB1	EB0

SYMBOL	BIT	NAME AND DESCRIPTION
EB15	EBCR1.7	MSB of the 16–Bit E–Bit Error Count
EB0	EBCR2.0	LSB of the 16–Bit E–Bit Error Count

9.4 FAS ERROR COUNTER

FAS Count Register 1 (FASCR1) is the most significant word and FASCR2 is the least significant word of a 16– bit counter that records word errors in the Frame Alignment Signal in timeslot 0. This counter is disabled when RLOS is high. FAS errors will not be counted when the framer is searching for FAS alignment and/or synchronization at either the CAS or CRC4 multiframe level. Since the maximum FAS word error count in a one second period is 4000, this counter cannot saturate.

Register Name:	FASCR1, FASCR2
Register Description:	FAS ERROR COUNT REGISTERS
Register Address:	06 Hex, 07 Hex

Bit #	7	6	5	4	3	2	1	0
SYM	FAS15	FAS14	FAS13	FAS12	FAS11	FAS10	FAS9	FAS8
SYM	FAS7	FAS6	FAS5	FAS4	FAS3	FAS2	FAS1	FAS0

SYMBOL	BIT	NAME AND DESCRIPTION
FAS15	FASCR1.7	MSB of the 16–Bit FAS Error Count
FAS0	FASCR2.0	LSB of the 16–Bit FAS Error Count

10. DS0 MONITORING FUNCTION

Each framer in the DS21Q50 has the ability to monitor one DS0 (64kbps) channel in the transmit direction and one DS0 channel in the receive direction at the same time. In the transmit direction the user will determine which channel is to be monitored by properly setting the TCM0 to TCM4 bits in the CCR3 register. In the receive direction, the RCM0 to RCM4 bits in the CCR4 register need to be properly set. The DS0 channel pointed to by the TCM0 to TCM4 bits will appear in the Transmit DS0 Monitor (TDS0M) register and the DS0 channel pointed to by the RCM0 to RCM4 bits will appear in the Receive DS0 (RDS0M) register. The TCM4 to TCM0 and RCM4 to RCM0 bits should be programmed with the decimal decode of the appropriate E1 channel. For example, if DS0 channel 6 in the transmit direction and DS0 channel 15 in the receive direction needed to be monitored, then the following values would be programmed into CCR4 and CCR5:

TCM4 = 0	RCM4 = 0
TCM3 = 0	RCM3 = 1
TCM2 = 1	RCM2 = 1
TCM1 = 0	RCM1 = 1
TCM0 = 1	RCM0 = 0
Register Name:	CCR3 (Repeated here from section 6 for convenience)
Register Description:	COMMON CONTROL REGISTER 3
Register Address:	14 Hex
-	
D:4 # 7	

Bit #	7	6	5	4	3	2	1	0
SYM	RLB	LLB	LIAIS	TCM4	TCM3	TCM2	TCM1	TCM0

SYMBOL BIT NAME AND DESCRIPTION

RLB	7	Remote Loopback.
LLB	6	Local Loopback.
LIAIS	5	Line Interface AIS Generation Enable.
TCM4	4	Transmit Channel Monitor Bit 4 . MSB of a channel decode that determines which transmit channel data will appear in the TDS0M register. See Section 9 or details.
TCM3	3	Transmit Channel Monitor Bit 3.
TCM2	2	Transmit Channel Monitor Bit 2.
TCM1	1	Transmit Channel Monitor Bit 1.
TCM0	0	Transmit Channel Monitor Bit 0. LSB of the channel decode.

Register	ster Name: ster Description: ster Address:		TDS0M TRANSMIT DS0 MONITOR REGISTER 22 Hex						
Bit #	7		6	5	4	3	2	1	0
SYM	B1		B2	B3	B4	B5	B6	B7	B8
SYMI B1	-	BIT 7			ESCRIPTI hannel Bit		f the DS0 cł	nannel (first	t bit to be
B2	2	6	transm	itted).	hannel Bit			, ,	
Bâ	3	5	Trans	mit DS0 C	hannel Bit	3.			
B	4	4	Trans	mit DS0 C	hannel Bit	4.			
B	5	3	Trans	mit DS0 C	hannel Bit	5.			
В	6	2	Trans	mit DS0 C	hannel Bit	6.			
B	7	1	Trans	mit DS0 C	hannel Bit	7.			
B	8	0	Trans transmi		hannel Bit	8. LSB of	the DS0 ch	annel (last)	bit to be

Registe	r Name	e:	CCR	4 (Repeate	ed here fron	n section 6	for conveni	ience)	
Register	r Descr	ription:	COM	IMON CO	ONTROL	REGISTE	CR 4		
Registe	r Addro	ess:	15 H	ex					
Bit #	7		6	5	4	3	2	1	0
SYM	LIR	ST	RESA	RESR	RCM4	RCM3	RCM2	RCM1	RCM0
SYMI	BOL	BIT	NAME	AND DE	ESCRIPTI	ON			
LIR	ST	7	Line Ir	nterface F	Reset.				
RES	SA	6	Receiv	e Elastic S	Store Aligi	1.			
RES	SR	5	Receiv	e Elastic	Store Res	et.			
RCM	M 4	4	Receiv	e Channe	l Monitor	Bit 4. MSE	B of a chan	nel decode	that
			deter-m	nines which	n receive ch	annel data v	will appear	in the RDS	0M
					on 9 for det		11		
RCN	M 3	3	-		l Monitor				
1101		U		• • • • • • • • • • • • • • • • • • • •		21101			
RCN	М2	2	Receiv	e Channe	l Monitor	Bit 2.			
nei		-	110001	c chunne		210 -			
RCN	М1	1	Receiv	e Channe	l Monitor	Rit 1			
i con									
RCM	M0	0	Receiv	e Channe	l Monitor	Bit 0. LSB	of the char	nnel decode	2
		0	ILCCCI V				or the end		

Register			RDS				CTED					
Register Register		-	RECEIVE DS0 MONITOR REGISTER 2A Hex									
e												
Bit #	7		6	5	4	3	2	1	0			
SYM	B1		B2	B3	B4	B5	B6	B7	B8			
SYMI B1	-	BIT 7			SCRIPTI		the DSO ch	onnal (first	hit.			
D	L	1	receive		annel Bit 1	1. MSB 01		anner (filst	on			
B2	2	6	Receiv	ve DS0 Ch	annel Bit 2	2.						
Ba	3	5	Receiv	ve DS0 Ch	annel Bit (3.						
B	4	4	Receiv	ve DS0 Ch	annel Bit 4	4.						
B	5	3	Receiv	ve DS0 Ch	annel Bit !	5.						
Be	5	2	Receiv	ve DS0 Ch	annel Bit (6.						
B7	7	1	Receiv	ve DS0 Ch	annel Bit '	7.						
B	3	0	Receive receive		annel Bit 8	8. LSB of t	he DS0 cha	nnel (last b	it			

11. PRBS GENERATION & DETECTION

The DS21Q50 can transmit and receive the 2¹⁵-1 PRBS pattern. This PRBS pattern complies with ITU-T O.151 specifications. The PRBS pattern can be unframed (in all 256 bits of the frame), framed (in all time slots except TS0), or in any single time slot. Register CCR5 contains the control bits for configuring the transmit and receives PRBS functions. Refer to Table 11-1 and Table 11-2 for selecting the transmit and receive modes of operation. In transmit and receive mode 1 operation, the Transmit Channel Monitor and Receive Channel Monitor select bits of registers CCR3 and CCR4 have an alternate use. When this mode is selected, these bits will determine which time slot will transmit and/or receive the PRBS pattern.

SR2.0 will indicate when the receiver has synchronized to the PRBS pattern. The PRBS synchronizer will remain in sync until it experiences 6 bit errors or more within a 64 bit span. Choosing any receive mode, other than NORMAL, will cause the 16 bit E-Bit error counter, EBCR1 and EBCR2, to be re-configured for counting PRBS errors.

User definable outputs OUTA or OUTB may be configured to output a pulse for every bit error received. See section 18 and Table 18-1 for details. This signal can be used with external circuitry to keep track of bit error rates during PRBS testing. Once synchronized, any bit errors received will cause a positive going pulse, synchronous with RCLK.

TPRBS1 (CCR5.3)	TPBRS0 (CCR5.2)	MODE
0	0	Mode 0: Normal (PRBS disabled)
0	1	Mode 1 : PRBS in TSx. PRBS pattern is transmitted in a single time slot (TS). In this mode the Transmit Channel Monitor select bits in register CCR3 are used to select a time slot in which to transmit the PRBS pattern.
1	0	Mode 2: PRBS in all but TS0. PRBS pattern is transmitted in time slots 1 through 31
1	1	Mode 3: PRBS unframed. PRBS pattern is transmitted in all time slots

Table 11-1 TRANSMIT PRBS MODE SELECT

RPRBS1 (CCR5.1)	RPBRS0 (CCR5.0)	MODE
0	0	Mode 0: Normal (PRBS disabled)
0	1	Mode 1 : PRBS in TSx. PRBS pattern is received in a single time slot (TS). In this mode the Receive Channel Monitor select bits in register CCR4 are used to select a time slot in which to receive the PRBS pattern.
1	0	Mode 2 : PRBS in all but TS0. PRBS pattern is received in time slots 1 through 31
1	1	Mode 3: PRBS unframed. PRBS pattern is received in all time slots

12. SYSTEM CLOCK INTERFACE

A single System Clock Interface (SCI) is common to all four transceivers on the DS21Q50. The SCI is designed to allow any one of the four receivers to act as the master reference clock for the system. When multiple DS21Q50s are used to build an N port system, the SCI will allow any one of the N ports to be the master. The selected reference is then distributed to the other DS21Q50s via the REFCLK pin. The REFCLK pin acts as an output on the DS21Q50, which has been selected to provide the reference clock from one of its four receivers. On DS21Q50s not selected to source the reference clock, this pin becomes an input. The reference clock is also passed to the clock synthesizer PLL to generate a 2.048MHz, 4.096MHz, 8.192MHz or 16.384MHz clock. This clock can then be used with the IBO function in order to merge up to 8 E1 lines on to a single high-speed PCM bus. In the event that the master E1 port fails (enters a Receive Carrier Loss condition) that port will automatically switch to the clock present on the MCLK pin. Therefore, MCLK acts as the backup source of master clock. The host can then find and select a functioning E1 port as the master. Because the selected port's clock is passed to the other DS21Q50s in a multiple device configuration, one DS21Q50's synthesizer can always be the source of the high-speed clock. This allows smooth transitions when clock source switching occurs. The System Clock Interface Control register exists in transceiver #1 only. (TS0, TS1 = 0)

Register Name:		SCIC	CR							
Register Descr	iption:	SYSTEM CLOCK INTERFACE CONTROL REGISTER								
Register Addr	ess:	1D H	lex							
Bit # 7		6	5	4	3	2	1	0		
SYM -]	BUCS	SOE	CSS1	CSS0	SCS2	SCS1	SCS0		
SYMBOL	BIT	NAME	E AND DE	ESCRIPTI	ON					
-	7	Unused	d. Should	Be set $= 0$	for proper of	operation				
BUCS	6	Back-Up Clock Select. Selects which clock source to switch to						n to		
		automatically during a Loss Of Transmit Clock event.								
		0 = During a LOTC event, switch to MCLK.								
		1 = During a LOTC event, switch to system reference clock								
SOE	5	Synthesizer Output Enable.								
		0 = 2/4/8/16MCK pin in high z mode								
		1 = 2/4/	/8/16MCK	pin active						
CSS1	4	Clock S	Synthesiz	er Select B	sit 1.					
		See Clo	ock Synthe	sizer Outpu	t table belo)W				
CSS0	3	Clock Synthesizer Select Bit 0.								
		See Clo	ock Synthe	sizer Outpu	t table belo)W				
SCS2	2	System Clock Select Bit 2.								
		See System Clock Select table below								
SCS1	1	System Clock Select Bit 1.								
		•		Select tab						
SCS0	0	•		elect Bit 0.						
				Select tab						

Table 12-1 MASTER PORT SELECTION SCS2 SCS1 SCS0 **Port Selected As Master** None (Master Port may be derived from another DS21Q50 in the system) Transceiver #1 Transceiver #2 Transceiver #3 Transceiver #4 Reserved for future use Reserved for future use Reserved for future use

Table 12-2 SYNTHESIZER OUTPUT SELECT

CSS1	CSS0	Synthesizer Output Frequency
0	0	2.048MHz
0	1	4.096MHz
1	0	8.192MHz
1	1	16.384MHz

13. TRANSMIT CLOCK SOURCE

Depending on the operating mode of the DS21Q50, the Transmit Clock can be derived from different sources. In a basic configuration, where the IBO function is disabled, the transmit clock is normally sourced from the TCLK pin. In this mode a 2.048MHz clock with +/- 50ppm accuracy is applied to the TCLK pin. If the signal at TCLK is lost, the DS21Q50 will automatically switch to either the system reference clock present on the REFCLK pin, or to the recovered clock off the same port depending on which source the host at assigned as the backup clock. At the same time the host can be notified of the loss of transmit clock via an interrupt. The host may at any time force a switch over to one of the two backup clock sources regardless of the state of the TCLK pin.

When the IBO function is enabled, the transmit clock must be synchronous to the system clock since slips are not allowed in the transmit direction. In this mode, the TCLK pin is ignored and a transmit clock is automatically provided by the IBO circuit by dividing the clock present on the SYSCLK pin by 2, 4, or 8. In this configuration, if the signal present on the SYSCLK pin is bst, the DS21Q50 will automatically switch to either the system reference clock or to the recovered clock off the same port depending on which source the host at assigned as the backup clock. The host may at any time force a switch over to one of the two backup clock sources regardless of the state of the SYSCLK pin.

14. IDLE CODE INSERTION

The Transmit Idle Registers (TIR1/2/3/4) determine which of the 32 E1 channels should be overwritten with the code placed in the Transmit Idle Definition Register (TIDR). This allows the same 8–bit code to be placed into any of the 32 E1 channels.

Each of the bit positions in the Transmit Idle Registers represents a DS0 channel in the outgoing frame. When these bits are set to a one, the corresponding channel will transmit the Idle Code contained in the Transmit Idle Definition Register (TIDR).

Register Name:	TIR1, TIR2, TIR3, TIR4
Register Description:	TRANSMIT IDLE REGISTERS
Register Address:	24 Hex, 25 Hex, 26 Hex, 27 Hex

Bit #	7	6	5	4	3	2	1	0
SYM	CH8	CH7	CH6	CH5	CH4	CH3	CH2	CH1
SYM	CH16	CH15	CH14	CH13	CH12	CH11	CH10	CH9
SYM	CH24	CH23	CH22	CH21	CH20	CH19	CH18	CH17
SYM	CH32	CH31	CH30	CH29	CH28	CH27	CH26	CH25

NAME AND DESCRIPTION

CH1 - CH32 TIR1.0 - 4.7

Transmit Idle Code Insertion Control Bits.

0 =do not insert the Idle Code in the TIDR into this channel 1 = insert the Idle Code in the TIDR into this channel

Register Name:	TIDR
Register Description:	TRANSMIT IDLE DEFINITION REGISTER
Register Address:	23 Hex

Bit #	7	6	5	4	3	2	1	0
SYM	TIDR7	TIDR6	TIDR5	TIDR4	TIDR3	TIDR2	TIDR1	TIDR0

SYMBOL	BIT	NAME AND DESCRIPTION
TIDR7	7	MSB of the Idle Code (this bit is transmitted first)
TIDR6	6	
TIDR5	5	
TIDR4	4	
TIDR3	3	
TIDR2	2	
TIDR1	1	
TIDR0	0	LSB of the Idle Code (this bit is transmitted last)

15. PER-CHANNEL LOOP BACK

BIT

PCLB1.0 -

4.7

The DS21Q50 has per-channel loop back capability that can operate in one of two modes, Remote Per-Channel Loop Back or Local Per-Channel Loop Back. PCLB1/2/3/4 are used for both modes to determine which channels will be looped back. In Remote Per-Channel Loop Back mode, PCLB1/2/3/4 will determine which channels (if any) in the transmit direction should be replaced with the data from the receiver or in other words, off of the E1 line. In Local Per-Channel Loop Back mode, PCLB1/2/3/4 will determine which channels (if any) in the receive direction should be replaced with the data from the receiver or in other transmit and receive clocks and frame syncs must be synchronized. There are no restrictions on which channels can be looped back or on how many channels can be looped back.

Register Name:	PCLB1, PCLB2, PCLB3, PCLB4
Register Description:	PER-CHANNEL LOOPBACK REGISTERS
Register Address:	2B Hex, 2C Hex, 2D Hex, 2E Hex

Bit #	7	6	5	4	3	2	1	0
SYM	CH8	CH7	CH6	CH5	CH4	CH3	CH2	CH1
SYM	CH16	CH15	CH14	CH13	CH12	CH11	CH10	CH9
SYM	CH24	CH23	CH22	CH21	CH20	CH19	CH18	CH17
SYM	CH32	CH31	CH30	CH29	CH28	CH27	CH26	CH25

SYMBOLS

NAME AND DESCRIPTION

CH1 - 32

- **Per-Channel Loopback Control Bits.** 0 = do not loopback this channel
- 1 = loopback this channel

16. ELASTIC STORE OPERATION

The DS21Q50 contains a two-frame (512 bits) elastic store, for the receive direction. The elastic store is used to absorb the differences in frequency and phase between the E1 data stream and an asynchronous (i.e., not frequency locked) backplane clock which can be 2.048MHz for normal operation or 4.096MHz, 8.192MHz, or 16.384MHz when using the Interleave Bus Option. The elastic store contains full controlled slip capability.

If the receive elastic store is enabled (RCR.4=1), then the user must provide a 2.048MHz clock to the SYSCLK pin. If the IBO function is enabled then a 4.096MHz, 8.192MHz or 16.384MHz clock must be provided at the SYSCLK pin. The user has the option of either providing a frame/multiframe sync at the RSYNC pin (RCR.5=1) or having the RSYNC pin provide a pulse on frame/multiframe boundaries (RCR.5=0). If the user wishes to obtain pulses at the frame boundary, then RCR1.6 must be set to zero and if the user wishes to have pulses occur at the multiframe boundary, then RCR1.6 must be set to one. If the elastic store is enabled, then either CAS (RCR.7=0) or CRC4 (RCR.7=1) multiframe boundaries will be indicated via the RSYNC output. See Section 22.1 for timing details. If the 512–bit elastic buffer either fills or empties, a controlled slip will occur. If the buffer empties, then a full frame of data (256–bits) will be repeated at RSER and the SR1.4 and RIR.3 bits will be set to a one. If the buffer fills, then a full frame of data will be deleted and the SR1.4 and RIR.4 bits will be set to a one.

17. ADDITIONAL (SA) AND INTERNATIONAL (SI) BIT OPERATION

On the receiver, the RAF and RNAF registers will always report the data as it received in the Additional and International bit locations. The RAF and RNAF registers are updated with the setting of the Receive Align Frame bit in Status Register 2 (SR2.6). The host can use the SR2.6 bit to know when to read the RAF and RNAF registers. It has 250 us to retrieve the data before it is lost.

On the transmitter, data is sampled from the TAF and TNAF registers with the setting of the Transmit Align Frame bit in Status Register 2 (SR2.3). The host can use the SR2.3 bit to know when to update the TAF and TNAF registers. It has 250 us to update the data or else the old data will be retransmitted. Data in the Si bit position will be overwritten if either the framer is programmed: (1) to source the Si bits from the TSER pin, (2) in the CRC4 mode, or (3) have automatic E–bit insertion enabled. Data in the Sa bit position will be overwritten if any of the TCR.3 to TCR.7 bits are set to one. Please see the register descriptions for TCR **Error! Reference source not found.** for more details.

Register Name:	RAF
Register Description:	RECEIVE ALIGN FRAME REGISTER
Register Address:	28 Hex

Bit #	7	6	5	4	3	2	1	0
SYM	Si	0	0	1	1	0	1	1

SYMBOL BIT NAME AND DESCRIPTION

Si	7	International Bit.
0	6	Frame Alignment Signal Bit.
0	5	Frame Alignment Signal Bit.
1	4	Frame Alignment Signal Bit.
1	3	Frame Alignment Signal Bit.
0	2	Frame Alignment Signal Bit.
1	1	Frame Alignment Signal Bit.
1	0	Frame Alignment Signal Bit.

Register Nat	me:	RNAF							
Register Des	scription:	RECEIVE NON-ALIGN FRAME REGISTER							
Register Ad	-	29 Hex							
Register Au	urcss.	27 HCA							
Bit #	7	6 5	4	3	2	1	0		
SYM	Si	1 A	Sa4	Sa5	Sa6	Sa7	Sa8		
	I								
	рит		ECODIDTI						
SYMBOL	BIT	NAME AND D	ESCRIPTI	ON					
Si	7	International B	it.						
~ -									
1	6		4.0.	1					
1	6	Frame Non–Ali	gnment Sig	nal Bit.					
А	5	Remote Alarm.							
C a 1	1	Additional Did							
Sa4	4	Additional Bit 4	h.						
Sa5	3	Additional Bit 5	5.						
Sa6	2	Additional Bit 6	<u>.</u>						
540	L	Auditional DIL							
Sa7	1	Additional Bit 7	7.						

Sa8 0 Additional Bit 8.

DesisterN	·	TAE							D		
Register Name:											
Register D	-		TRANSMIT ALIGN FRAME REGISTER								
Register A	ddress:	20 H	ex								
(Must be p	orogramme	ed with the	e seven bit l	FAS word	d; the DS2	1Q50 does no	ot automati	cally set the	se bits)		
-	-							-			
Bit #	7	6	5	4	3	2	1	0			
Name	Si	0	0	1	1	0	1	1			
	51	0	U	1	1	0	1	1			
GVMDA	т ріт			COIDT	ION						
SYMBO	L BIT	NAME	AND DES	SCRIPT	ION						
~ .	_										
Si	7	Interna	ational Bit.								
0	6	Frame	Alignment	: Signal H	Bit. Set this	s bit $= 0$					
0	5	Frame	Alignment	t Signal H	Bit. Set this	s bit $= 0$					
			_	-							
1	4	Frame	Alignment	t Signal I	Bit. Set this	s bit $= 1$.					
_	-		8	8							
1	3	Frama	Alignment	Signal I	Rit Set this	bit -1					
1	5	1 1 41110	Anginiten	bigital I		501 - 1.					
0	0	E	A 1º	C!1 T	D:4 C - 4 1 *	1:4 0					
0	2	Frame	Alignment	i Signal I	SIL. Set this	5 D1t = 0					

- 1 **Frame Alignment Signal Bit.** Set this bit = 1.
- 1 0 **Frame Alignment Signal Bit.** Set this bit = 1.

Register N	Name:	TNA	F						
Register Description:		TRANSMIT NON–ALIGN FRAME REGISTER							
Register A	ddress:	21 He	ex						
(Bit 6 mus	t be progra	mmed to	one; the D	S21Q50 do	bes not auto	omatically s	et this bit)		
	7	r.	~	4	2	2	1	0	
Bit #	7	6	5	4	3	2	1	0	
SYM	Si	1	А	Sa4	Sa5	Sa6	Sa7	Sa8	
SYMBO	L BIT	NAME	AND DE	ESCRIPTI	ON				
Si	7	Interna	tional Bit	ł					
51	7	merna	nonai Di						
1	6	Frame	Non–Alig	nment Sig	nal Bit. Se	t this bit $=$	1		
А	5	Remote	e Alarm (1	used to tra	nsmit the	alarm).			
Sa4	4	Additio	nal Bit 4.						
Sa5	3	Additio	nal Bit 5.						
Sa6	2	Additio	onal Bit 6.						
C . 7	1	A .].]:4'-	nol Di4 7						
Sa7	1	Aaaitio	onal Bit 7.						

18. USER CONFIGURABLE OUTPUTS

There are two user configurable output pins for each transceiver, OUTA and OUTB. These pins can be programmed to output various clocks, alarms for line monitoring, logic 0 and 1 levels to control external circuitry or access transmit data between the framer and transmit line interface unit. OUTA and OUTB can be active low or active high when operating as clock and alarm outputs. OUTA is active high if OUTAC.4 =1, and active low if OUTAC.3 = 0. OUTB is active high if OUTBC.4 =1, and active low if OUTAC.3 = 0. See Table 18-1. For controlling external circuitry, mode 0000 is selected. In this configuration, the OUTA pin will follow OUTAC.4 and the OUTB pin will follow OUTBC.4.

The OUTAC register also contains a control bit for CMI operation. Please see section 19 for details on CMI operation.

Register Name:	OUTAC
Register Description:	OUTA CONTROL REGISTER
Register Address:	1A Hex

Bit #	7	6	5	4	3	2	1	0
SYM	TTLIE	CMII	CMIE	OA4	OA3	OA2	OA1	OA0

SYMBOL BIT NAME AND DESCRIPTION

TTLIE	7	TTL Input Enable. When this bit is set, the receiver can accept TTL positive and negative data at the RTIP and RRING inputs. The data is clocked in on the falling edge of MCLK.
CMII	6	CMI Invert. See section 20 for details.
		0 = CMI input data not inverted
		1 = CMI input data inverted
CMIE	5	CMI Enable. See section 20 for details.
		0 = CMI disabled
		1 = CMI enabled
OA4	4	OUTA control bit 4. Inverts OUTA output
OA3	3	OUTA control bit 3. See Table 18-1 for details.
OA2	2	OUTA control bit 2. See Table 18-1 for details.
OA1	1	OUTA control bit 1. See Table 18-1 for details.
OA0	0	OUTA control bit 0. See Table 18-1 for details.

Registe	er Name	e:	OUTBC								
Register Description:			OUTB CONTROL REGISTER								
Registe		-	1B F	Iex							
Bit #	7		6	5	4	3	2	1	0		
SYM	NRZ	ZE	-	-	OB4	OB3	OB2	OB1	OB0		
SYM	BOL	BIT	NAMI	E AND DE	ESCRIPTI	ON					
NR	ZE	7	NRZ I	Enable. W	hen this bit	is set, the r	eceiver can	accept TT	L type		
			NRZ data at the RTIP input. RRING becomes a clock input.								
			0 = RTIP and RRING are in normal mode								
			1 = RTIP becomes an NRZ TTL type input and RRING is its								
			associated clock input. Data at RTIP is clocked in on the falling edge of								
					on RRING.			in the family	s cuge of		
		6					nontion				
-		6			Be set = 0 f						
-		5			Be set $= 0$		-				
OE		4			it 4. Inverts		•				
OE	33	3	OUTB	control bi	it 3. See Ta	able 18-1 f	or details				
OB	32	2	OUTB	control bi	it 2. See Ta	able 18-1 f	or details				
OE	81	1	OUTB	control bi	it 1. See Ta	able 18-1 f	or details				

OB0 0 **OUTB control bit 0.** See Table 18-1 for details

Table 18-1 OUTA AND OUTB FUNCTION SELECT

OA3	OA2	OA1	OA0	FUNCTION
OB3	OB2	OB1	OB0	
0	0	0	0	External Hardware Control Bit. In this mode OUTA and
				OUTB can be used as simple control pins for external circuitry.
				Use OA4 and OB4 to toggle OUTA and OUTB.
0	0	0	1	RCLK. Receive Recovered Clock
0	0	1	0	Receive Loss Of Sync Indicator. Real-time hardware version
				of SR1.0. See Table 8-1.
0	0	1	1	Receive Loss Of Carrier Indicator. Real-time hardware
				version of SR1.1. See Table 8-1.
0	1	0	0	Receive Remote Alarm Indicator. Real-time hardware
				version of SR1.2. See Table 8-1.
0	1	0	1	Receive Unframed All Ones Indicator. Real-time hardware
				version of SR1.3. See Table 8-1.
0	1	1	0	Receive Slip Occurrence Indicator. One clock wide pulse for
				every slip of the receive elastic store. Hardware version of
				SR1.4.
0	1	1	1	Receive CRC Error Indicator. One clock wide pulse for
				every multiframe that contains a CRC error. Output forced to 0
				during loss of sync.

1	0	0	0	Loss Of Transmit Clock Indicator. Real-time hardware
				version SR2.2. See Table 8-1.
1	0	0	1	RFSYNC . Recovered frame sync pulse.
1	0	1	0	PRBS Bit Error. A one clock wide pulse for every bit error in
				the received PRBS pattern.
1	0	1	1	TDATA / RDATA.
				OUTB will output an NRZ version of the transmit data stream
				(TDATA) prior to the transmit line interface.
				OUTA will output the received serial data stream (RDATA) prior
				to the Elastic Store.
1	1	0	0	Receive CRC4 Multiframe Sync. Recovered CRC4 MF
				sync pulse.
1	1	0	1	Receive CAS Multiframe Sync. Recovered CAS MF sync
				pulse.
1	1	1	0	Transmit Current Limit. Real-time indicator that the TTIP and
				TRING outputs have reached their 50ma current limit.
1	1	1	1	TPOS / TNEG Output . This mode outputs the AMI/HDB3
				encoded transmit data.
				OUTA will output TNEG data.
				OUTB will output TPOS data.

19. LINE INTERFACE UNIT

The line interface unit in the DS21Q50 contains three sections; (1) the receiver which handles clock and data recovery, (2) the transmitter which waveshapes and drives the E1 line, and (3) the jitter attenuator. The Line Interface Control Register (LICR) which is described below controls each of these three sections.

Register Name Register Descr Register Addr	iption:	LICR LINE INTERFACE CONTROL REGISTER 17 Hex							
Bit # 7		6	5	4	3	2	1	0	
SYM L2	2	L1	LO	EGL	JAS	JABDS	DJA	TPD	
SYMBOL	BIT	NAMI	E AND DE	SCRIPTI	ON				
L2	7	Line B 19-1.	uild Out S	elect Bit 2	. Sets the t	ransmitter b	uild out. S	ee Table	
L1	6	Line B 19-1.	uild Out S	elect Bit 1	. Sets the t	ransmitter b	uild out. S	ee Table	
LO	5	Line B 19-1.	Line Build Out Select Bit 0. Sets the transmitter build out. See Table 19-1.						
EGL	4	Receiv 0 = -12 1 = -42		r Gain Lir	nit.				
JAS	3	Jitter $A = pla$	Attenuator ce the jitter	attenuator					
JABDS	2	Jitter $A = 128$	 1 = place the jitter attenuator on the transmit side Jitter Attenuator Buffer Depth Select. 0 = 128 bits 1 = 32 bits (use for delay sensitive applications) 						
DJA	1	Disabl 0 = jitte	Disable Jitter Attenuator. 0 = jitter attenuator enabled 1 = jitter attenuator disabled						
TPD	0	Trans 0 = power pins	nit Power l	Down. the transmi		states the T	ΓIP and TR	ING	

19.1 RECEIVE CLOCK AND DATA RECOVERY

The DS21Q50 contains a digital clock recovery system. See Figure 4-1 and Figure **19-1** for more details. The device couples to the receive E1 shielded twisted pair or COAX via a 1:1 transformer. See

Table 19-2 for transformer details. The 2.048 MHz clock attached at the MCLK pin is internally multiplied by 16 via an internal PLL and fed to the clock recovery system. The clock recovery system uses the clock from the PLL circuit to form a 16 times over-sampler which is used to recover the clock and data. This over-sampling technique offers outstanding jitter tolerance (see Figure 19-4).

Normally, RCLK is the recovered clock from the E1 AMI/HDB3 waveform presented at the RTIP and RRING inputs. When no AMI signal is present at RTIP and RRING, a Receive Carrier Loss (RCL) condition will occur and the RCLK will be sourced from the clock applied at the MCLK pin. If the jitter attenuator is either placed in the transmit path or is disabled, RCLK can exhibit slightly shorter high cycles of the clock. This is due to the highly over-sampled digital clock recovery circuitry. If the jitter attenuator is placed in the receive path (as is the case in most applications), the jitter attenuator restores the RCLK to being close to 50% duty cycle. Please see the Receive AC Timing Characteristics in Section 24.4 for more details.

19.1.1 TERMINATION

The DS21Q50 is designed to be fully software-selectable for 75 ohm and 120 ohm termination without the need to change any external resistors. The user can configure the DS21Q50 for 75 or 120 ohm receive termination by setting the IRTSEL (CCR5.4) bit. When using the internal termination feature, the external termination resistance should be120 ohms (typically two 60 ohm resistors). Setting IRTSEL = 1 will cause the DS21Q50 to internally apply parallel resistance to the external resistors in order to adjust the termination to 75 ohms. See Figure 19-2 for details.

19.2 TRANSMIT WAVESHAPING AND LINE DRIVING

The DS21Q50 uses a set of laser-trimmed delay lines along with a precision Digital-to-Analog Converter (DAC) to create the waveforms that are transmitted onto the E1 line. The waveforms meet the ITU G.703 specifications. See Figure 19-3. The user will select which waveform is to be generated by properly programming the L2/L1/L0 bits in the Line Interface Control Register (LICR). The DS21Q50 can set up in a number of various configurations depending on the application. See Table 19-1.

L	L	L	APPLICATION	TRANSFORMER	RETURN	RT ^{**}	
2	1	0			\mathbf{LOSS}^*		
0	0	0	75 ohm normal	1:2 step-up	NM	0 ohms	
0	0	1	120 ohm normal	1:2 step–up	NM	0 ohms	
0	1	0	75 ohm w/ protection resistors	1:2 step–up	NM	2.5 ohms	
0	1	1	120 ohm w/ protection	1:2 step-up	NM	2.5 ohms	
			resistors				
1	0	0	75 ohm w/ high return loss	1:2 step–up	21dB	6.2 ohms	
1	0	1	120 ohm w/ high return loss	1:2 step-up	21dB	11.6 ohms	

Table 19-1 LINE BUILD OUT SELECT IN LICR

* NM = Not Meaningful (Return Loss value too low for significance)

** See separate application note for details on E1 line interface design


Due to the nature of the design of the transmitter in the DS21Q50, very little jitter (less then 0.005 UIpp broadband from 10 Hz to 100 kHz) is added to the jitter present on TCLK (or source used for transmit clock). Also, the waveform created is independent of the duty cycle of TCLK. The transmitter in the device couples to the E1 transmit shielded twisted pair or COAX via a 1:2 step up transformer as shown in Figure 19-1. In order for the devices to create the proper waveforms, the transformer used must meet the specifications listed in

Table 19-2. The line driver in the device contains a current limiter that will prevent more than 50 mA (rms) from being sourced in a 1 ohm load.

Table 19-2 TRANSFORMER SPECIFICATIONS

SPECIFICATION	RECOMMENDED VALUE
Turns Ratio	1:1 (receive) and 1:2 (transmit)3%
Primary Inductance	600µH minimum
Leakage Inductance	1.0µH maximum
Intertwining Capacitance	40 pF maximum
DC Resistance	1.2 Ohms maximum


Figure 19-1 EXTERNAL ANALOG CONNECTIONS (BASIC CONFIGURATION)



Notes:

1. All resistor values are +/- 1%.


Figure 19-2 EXTERNAL ANALOG CONNECTIONS (PROTECTED INTERFACE)



Notes:

- 2. All resistor values are +/- 1%.
- 3. C1 = C2 = 0.1 uF.
- 4. S is a 6V transient suppresser.
- 5. D1 to D8 are Schottky diodes.
- 6. The fuses are optional to prevent AC power line crosses from compromising the transformers.
- 7. The 68μ F is used to keep the local power plane potential within tolerance during a surge.





19.3 JITTER ATTENUATORS

The DS21Q50 contains an onboard clock and data jitter attenuator for each transceiver and a single, undedicated "clock only" jitter attenuator. This undedicated jitter attenuator is shown in the block diagram of Figure 4-1 as the Alternate Jitter Atteunator.

19.3.1 CLOCK AND DATA JITTER ATTENUATORS

The clock and data jitter attenuators can be mapped into the receive or transmit paths and can be set to buffer depths of either 32 or 128 bits via the Line Interface Control Register (LICR). The 128–bit mode is used in applications where large excursions of wander are expected. The 32–bit mode is used in delay sensitive applications. The characteristics of the attenuators are shown in Figure 19-5. The jitter attenuators can be placed in either the receive path or the transmit path by appropriately setting or clearing the JAS bit in the LICR. Also, the jitter attenuator can be disabled (in effect, removed) by setting the DJA bit in the LICR. In order for the jitter attenuator to operate properly, a 2.048 MHz clock (? 50 ppm) must be applied at the MCLK pin. Onboard circuitry adjusts either the receivered clock from the clock/data recovery block or the clock applied at the TCLKI pin to create a smooth jitter free clock which is used to clock data out of the jitter attenuator FIFO. It is acceptable to provide a gapped/bursty clock at the TCLKI pin if the jitter attenuator is placed on the transmit side. If the incoming jitter exceeds either 120 UIpp (buffer depth is 128 bits) or 28 UIpp (buffer depth is 32 bits), then the DS21Q50 will divide the internal nominal 32.768 MHz clock by either 15 or 17 instead of the normal 16 to keep the buffer from overflowing. When the device divides by either 15 or 17, it also sets the Jitter Attenuator Limit Trip (JALT) bit in the Receive Information Register (RIR.5).

19.3.2 UNDEDICATED CLOCK JITTER ATTENUATOR

The undedicated jitter attenuator is useful for preparing a user supplied clock for use as a transmission clock (TCLK). AJACKI is the input pin and AJCAKO is the output pin. Clocks generated by certain types of PLL or other synthesizers may contain too much jitter to be appropriate for transmission. Network requirements limit the amount of jitter that may be transmitted onto the network. The undedicated attenuator may be hardware configured by the user.

Figure 19-4 JITTER TOLERANCE





Figure 19-5 JITTER ATTENUATION



20. CMI (CODE MARK INVERSION)


The DS21Q50 provides a CMI interface for connection to optical transports. This interface is a unipolar 1T2B coded signal. Ones are alternately encoded as a logical one or zero level for the full duration of the clock period. Zeros are encode as a 0 to 1 transition at the middle of the clock period. **Figure 20-1** shows an example data pattern and its CMI result. The control bit for enabling CMI is in the OUTAC register as shown below.

Register Name:	OUTAC (Partially reproduced here for clarity)
Register Description:	OUTA CONTROL REGISTER
Register Address:	1A Hex

Bit #	7	6	5	4	3	2	1	0
SYM	TTLIE	CMII	CMIE	OA4	OA3	OA2	OA1	OA0

SYMBOL BIT NAME AND DESCRIPTION


TTLIE	7	
CMII	6	CMI Invert.
		0 = CMI input data not inverted
		1 = CMI input data inverted
CMIE	5	Transmit and Receive CMI Enable.
		0 = Transmit and Receive line interface operates in normal AMI/HDB3
		mode
		1 = Transmit and Receive line interface operate in CMI mode. TTIP is
		CMI output and RTIP is CMI input. In this mode of operation TRING
		and RRING are no-connects
OA4	4	
OA3	3	
OA2	2	
OA1	1	
OA0	0	



Transmit and Receive CMI is enabled via OUTAC.7. When this register bit is set, the TTIP pin will output CMI coded data at normal TTL type levels. This signal can be used to directly drive an optical interface. When CMI is enabled, the user may also use HDB3 coding.

When this register bit is set, the RTIP pin will become a unipolar CMI input. The CMI signal will be processed to extract and align the clock with data. The BiPolar code violation counter will count CVs (Code Violations) in the CMI signal. CVs are defined as consecutive ones of the same polarity as shown in Figure 20-2. If HDB3 pre-coding is enabled then the CVs generated by HDB3 will not be counted as errors.

Figure 20-2 EXAMPLE OF CMI CODE VIOLATION (CV)



21. INTERLEAVED PCM BUS OPERATION

In many architectures, the PCM outputs of individual framers are combined into higher speed PCM buses to simplify transport across the system backplane. The DS21Q50 can be configured to allow PCM data buses to be multiplexed into higher speed data buses eliminating external hardware, saving board space and cost. The DS21Q50 uses a channel interleave method. See Figure 22-4 and Figure 22-7 for details of the channel interleave.

The interleaved PCM bus option (IBO) supports three bus speeds. The 4.096 MHz bus speed allows two PCM data streams to share a common bus. The 8.192 MHz bus speed allows four PCM data streams to share a common bus. The 16.384 MHz bus speed allows 8 PCM data streams to share a common bus. See Figure 21-1 for an example of 4 transceivers sharing a common 8.192MHz PCM bus. The receive elastic stores of each transceiver must be enabled. Via the IBO register the user can configure each transceiver for a specific bus speed and position. For all IBO bus configurations each transceiver is assigned an exclusive position in the high speed PCM bus. When the device is configured for IBO operation, the TSYNCx pin should be configured as an output or as an input connected to ground. The user cannot supply a TSYNCx signal in this mode.

Register Register Register	Descript			E BUS OPE	CRATION RE	EGISTER						
Bit #	7	6	5	4	3	2	1	0				
SYM	-	IBOTCS	SCS1	SCS0	IBOEN	DA2	DA1	DA0				
SYMBO	DL	BIT	NAME AN	D DESCR	IPTION							
-		7	Not Assigned	ed. Should	be set to 0.							
IBOTC	CS	6	IBO Transmit Clock Source. 0 = TCLK pin will be source of transmit clock 1 = Transmit clock will internally derived from the clock at the SYSCLK pin									
SCS1		5	I = Transmit System Clo Table 21-2		•	ed from th	e clock at the	SYSCLK pin				
SCS0)	4	System Clo Table 21-2	ck Select b	it 0 See							
IBOEI	N	3		e Bus Oper	ion Enable ation disabled. ation enabled.							
DA2		2		-	t 3 See Table 2	21-1						
DA1		1	Device Assignment bit 2 See Table 21-1									
DA0		0	Device Assi	gnment bi	t 1 See Table 2	21-1						


Table 21-1 IBO DEVICE ASSIGNMENT

DA2	DA1	DA0	Function
0	0	0	1 st Device on bus
0	0	1	2 nd Device on bus
0	1	0	3 rd Device on bus
0	1	1	4 th Device on bus
1	0	0	5 th Device on bus
1	0	1	6 th Device on bus
1	1	0	7 th Device on bus
1	1	1	8 th Device on bus

Table 21-2 IBO SYSTEM CLOCK SELECT

SCS1	SCS0	Function
0	0	2.048MHz, Single device on bus
0	1	4.096MHz, Two devices on bus
1	0	8.192MHz, Four devices on bus
1	1	16.384MHz, Eight devices on bus

Figure 21-1 IBO CONFIGURATION USING 2 DS21Q50 TRANSCEIVERS (8 E1 Lines)



NOTE:

See Section 19 for details on Line Interface circuit.

22. FUNCTIONAL TIMING DIAGRAMS 22.1 RECEIVE

Figure 22-1 RECEIVE FRAME AND MULTIFRAME TIMING

FRAME#	1	2	3	4	5	6	7	· 8	8 9	9 <i>·</i>	10 1	1 1	2 1	3 1	4 1	5 1	6	1
RSYNC ¹																		
RSYNC ²																		

NOTES:

- 1. RSYNC in frame/output mode (RCR.6 = 0)
- 2. RSYNC in multiframe/output mode (RCR.6 = 1)
- 3. This diagram assumes the CAS MF begins in the RAF frame

Figure 22-2 RECEIVE BOUNDARY TIMING (with elastic store disabled)






Figure 22-3 RECEIVE BOUNDARY TIMING (with elastic store enabled)



- 1. RSYNC is in the output mode (RCR.5 = 0)
- 2. RSYNC is in the input mode (RCR.5 = 1)

Figure 22-4 RECEIVE INTERLEAVE BUS OPERATION



Notes:

- 1. 4.096 MHz bus configuration.
- 2. 8.192 MHz bus configuration.
- 3. RSYNC is in the input mode (RCR.5 = 0).

22.2 TRANSMIT

Figure 22-5 TRANSMIT FRAME AND MULTIFRAME TIMING

 FRAME#
 14
 15
 16
 7
 8
 9
 10
 11
 12
 13
 14
 15
 16
 1
 2
 3
 4
 5
 6
 7
 8
 9
 10
 11
 12
 13
 14
 15
 16
 1
 2
 3
 4
 5
 6
 7
 8
 9
 10


 TSYNC¹
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1

NOTES:

1. TSYNC in frame mode (TCR.1 = 0)


2. TSYNC in multiframe mode (TCR.1 = 1)

Figure 22-6 TRANSMIT BOUNDARY TIMING



- 1. TSYNC is in the output mode (TCR.0 = 1)
- 2. TSYNC is in the input mode (TCR.0 = 0)

Figure 22-7 TRANSMIT INTERLEAVE BUS OPERATION



- 1. 4.096 MHz bus configuration.
- 2. 8.192 MHz bus configuration.
- 3. TSYNC is in the input mode (TCR.0 = 0).

Figure 22-8 DS21Q50 FRAMER SYNCHRONIZATION FLOWCHART





Figure 22-9 DS21Q50 TRANSMIT DATA FLOW



NOTES:

 Auto Remote Alarm if enabled will only overwrite bit 3 of timeslot 0 in the Not Align Frames if the alarm needs to be sent.

23. OPERATING PARAMETERS ABSOLUTE MAXIMUM RATINGS*

Voltage on Any Pin Relative to Ground Operating Temperature for DS21Q50L Operating Temperature for DS21Q50LN Storage Temperature Soldering Temperature

-1.0V to +6.0V 0° C to 70° C -40° C to $+85^{\circ}$ C -55° C to $+125^{\circ}$ C See J-STD-020A Specification

* This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

(0°C to 70°C for DS21Q50L; -40° C to $+85^{\circ}$ C for DS210501 N)

			$-40 \ C \ (0 \ +00 \ C \ 101 \ D \ 02 \ 1 \ 030 \ C \ 101)$					
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES		
Logic 1	V_{IH}	2.0		5.5	V			
Logic 0	V _{IL}	-0.3		+0.8	V			
Supply	V _{DD}	3.135	3.3	3.465	V	1		

CADACITANCE

CAPACITANCE						(t _A =25°C)
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
Input Capacitance	C _{IN}		5		pF	
Output Capacitance	C _{OUT}		7		pF	

DC CHARACTERISTICS

(0°C to 70°C; V_{DD} = 3.3.0V \pm 5% for

DS21Q50L;

```
-40°C to +85°C; V_{DD} = 3.3.0V ± 5% for
```

DS21050LN)


						DOLIGOULI
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
Supply Current @ 3.3V	I _{DD}		230		mA	2
Input Leakage	I_{IL}	-1.0		+1.0	μA	3
Output Leakage	I _{LO}			1.0	μA	4
Output Current (2.4V)	I _{OH}	-1.0			mA	
Output Current (0.4V)	I _{OL}	+4.0			mA	

- 1. Applies to RVDD, TVDD, and DVDD.
- 2. TCLKs = SYSCLKs = MCLK = 2.048 MHz; outputs open circuited; TTIPs and TRINGs driving 30 ohms; QRSS data pattern. $0.0V < V_{IN} < V_{DD}$.
- 3. Applied to INT* when 3-stated.
- 4. Applies to output pins in tri-state condition.

24. AC TIMING PARAMETERS AND DIAGRAMS 24.1 MULTIPLEXED BUS AC CHARACTERISTICS

AC CHARACTERISTICS – MULTIPLEXED PARALLEL	PORT	(0°C to 70°C; V_{DD} = 3.3.0V ± 5% for DS21Q50L; -40°C to +85°C; V_{DD} = 3.3.0V ± 5% for						
(MUX = 1) [See Figure 24-1 to Figure 2	24-21	-40 1	J 10 +0;	$\mathbf{D}^{T}\mathbf{C}, \mathbf{V}_{DD}$				
PARAMETER	SYMBOL	DS21Q50LN MIN TYP MAX UNITS NOTES						
Cycle Time		200	111	MAA		NOILS		
Pulse Width, DS low or RD* high	t _{CYC}	100			ns			
	PW _{EL}				ns			
Pulse Width, DS high or RD* low	PW _{EH}	100		20	ns			
Input Rise/Fall times	t _R , t _F	10		20	ns			
R/W* Hold Time	t _{RWH}	10			ns			
R/W* Set Up time before DS high	t _{RWS}	50			ns			
CS* Set Up time before DS, WR* or	t _{CS}	20			ns			
RD* active								
CS* Hold time	t _{CH}	0			ns			
Read Data Hold time	t _{DHR}	10		50	ns			
Write Data Hold time	t _{DHW}	0			ns			
Muxed Address valid to AS or ALE	t _{ASL}	15			ns			
fall								
Muxed Address Hold time	t _{AHL}	10			ns			
Delay time DS, WR* or RD* to AS or	t _{ASD}	20			ns			
ALE rise								
Pulse Width AS or ALE high	PW _{ASH}	30			ns			
Delay time, AS or ALE to DS, WR* or RD*	t _{ASED}	10			ns			
Output Data Delay time from DS or RD*	t _{DDR}	20		140	ns			
Data Set Up time	t _{DSW}	50			ns			

Figure 24-1 INTEL BUS READ AC TIMING (BTS=0 / MUX = 1)









Figure 24-3 MOTOROLA BUS AC TIMING (BTS = 1 / MUX = 1)



24.2 NON-MULTIPLEXED BUS AC CHARACTERISTICS

AC CHARACTERISTICS – NON-MULTIPLEXED PARALLEL PORT (MUX = 0) [See Figure 24-4 to Figure 24-71

(0°C to 70°C; V_{DD} = 3.3V ± 5% for DS21Q50L; -40°C to +85°C; V_{DD} = 3.3V ± 5% for DS21Q50N)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Set Up Time for A0 to A7, Valid to CS*	t1	0			ns	
Active						
Set Up Time for CS* Active to either RD*,	t2	0			ns	
WR*, or DS* Active						
Delay Time from either RD* or DS* Active to	t3			140	ns	
Data Valid						
Hold Time from either RD*, WR*, or DS*	t4	0			ns	
Inactive to CS* Inactive						
Hold Time from CS* Inactive to Data Bus 3–	t5	5		20	ns	
state						
Wait Time from either WR* or DS* Active to	t6	75			ns	
Latch Data						
Data Set Up Time to either WR* or DS*	t7	10			ns	
Inactive						
Data Hold Time from either WR* or DS*	t8	10			ns	
Inactive						
Address Hold from either WR* or DS*	t9	10			ns	
inactive						

Figure 24-4 INTEL BUS READ TIMING (BTS=0 / MUX=0)




Figure 24-5 INTEL BUS WRITE TIMING (BTS=0 / MUX=0)




Figure 24-6 MOTOROLA BUS READ TIMING (BTS=1 / MUX=0)





Figure 24-7 MOTOROLA BUS WRITE TIMING (BTS=1 / MUX=0)



24.3 SERIAL PORT


AC CHARACTERISTICS – SERIAL PORT (BIS1 = 1, BIS0 = 0) [See Figure 24-8]

(0°C to 70°C; V_{DD} = 3.3V ± 5% for DS21Q50L; -40°C to +85°C; V_{DD} = 3.3V ± 5%

for DS21Q50N)

PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
Set Up Time CS* to SCLK	t _{CSS}	50			ns	
Set Up Time SDI to SCLK	t _{SSS}	50			ns	
Hold Time SCLK to SDI	t _{SSH}	50			ns	
SCLK High/Low Time	t _{SLH}	200			ns	
SCLK Rise/Fall Time	t _{SRF}			50	ns	
SCLK to CS* Inactive	t _{LSC}	50			ns	
CS* Inactive Time	t _{CM}	250			ns	
SCLK to SDO Valid	t _{SSV}			50	ns	
SCLK to SDO Tri-State	t _{SSH}		100		ns	
CS* Inactive to SDO Tri-State	t _{CSH}		100		ns	

Figure 24-8 SERIAL BUS TIMING (BIS1 = 1, BIS0 = 0)



- 1. OCES =1 & ICES = 0.
- 2. OCES = 0 & ICES = 1.

24.4 RECEIVE AC CHARACTERISTICS

AC CHARACTERISTICS – RECEIVER [See Figure 24-9 to Figure 24-10]


 $(0^{\circ}C \text{ to } 70^{\circ}C; V_{DD} = 3.3.0V \pm 5\% \text{ for}$ DS21Q50L; --40°C to +85°C; $V_{DD} = 3.3.0V \pm 5\% \text{ for}$ DS21Q50LN)

PARAMETER **SYMBOL** MIN TYP MAX UNITS NOTES SYSCLK Period 122 648 1 t_{SP} ns SYSCLK Pulse Width t_{SH} 50 ns 50 ns t_{SL} **RSYNC** Set Up to SYSCLK 20 t_{SU} $t_{\rm SH} - 5$ ns Falling **RSYNC** Pulse Width 50 t_{PW} ns Delay RCLK to RSER Valid 50 t_{D1} ns Delay RCLK to RSYNC, 50 t_{D2} ns OUTA, OUTB Delay SYSCLK to RSER 50 t_{D3} ns Valid Delay SYSCLK to RSYNC, 50 ns t_{D4} OUTA, OUTB

NOTES:


1. SYSCLK = 2.048 MHz.

Figure 24-9 RECEIVE AC TIMING (Receive elastic store disabled)



- 1. OUTA or OUTB configured to output RCLK (non-inverted)
- 2. OUTA or OUTB configured to output *RCLK (inverted)
- 3. RSYNC is in the output mode (RCR1.5 = 0)
- 4. OUTA or OUTB configured to output RFSYNC, CRC4 MF sync, or CAS MF sync (non-inverted)
- 5. OUTA or OUTB configured to output RFSYNC, CRC4 MF sync, or CAS MF sync (inverted)

Figure 24-10 RECEIVE AC TIMING (Receive elastic store enabled)



- 1. RSYNC is in the output mode (RCR.5 = 0).
- 2. OUTA or OUTB configured as CRCR MF sync or CAS MF sync.
- 3. RSYNC is in the output mode (RCR.5 = 1).

24.5 TRANSMIT AC CHARACTERISTICS


AC CHARACTERISTICS – TRANSMIT

(0°C to 70°C; V_{DD} = 3.3.0V ± 5% for DS21Q50L; -40°C to +85°C; V_{DD} = 3.3.0V ± 5% for DS21Q50LN)

[See Figure 24-11 to Figure 24-12]

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
TCLK Period	t _{CP}		488		ns	
TCLK Pulse Width	t _{CH}	75			ns	
	t _{CL}	75			ns	
TSYNC Set Up to TCLK	t _{SU}	20		$t_{\rm CH}$ –5 or	ns	
				$t_{\rm CH}$ –5 or $t_{\rm SH}$ –5		
TSYNC Pulse Width	$t_{\rm PW}$	50			ns	
TSER Set Up to TCLK	t _{SU}	20			ns	
Falling						
TSER Hold from TCLK	t _{HD}	20			ns	
Falling						
TCLK Rise and Fall Times	t_R , t_F			25	ns	


Figure 24-11 TRANSMIT AC TIMING (IBO Disabled)



NOTES:

- 1. TSYNC is in the output mode (TCR.0 = 1)
- 2. TSYNC is in the input mode (TCR.0 = 0)
- 3. Applies to OUTA and OUTB when configures for TPOS and TNEG outputs.

Figure 24-12 TRANSMIT AC TIMING (IBO Enabled)



NOTES:

1. TSER is only sampled on the falling edge of SYSCLK when the IBO mode is enabled.

24.6 SPECIAL MODES AC CHARACTERISTICS

AC CHARACTERISTICS – Special Modes [See Figure 24-13]


 $(0^{\circ}C \text{ to } 70^{\circ}C; V_{DD} = 3.3.0V \pm 5\% \text{ for}$ DS21Q50L; -40^{\circ}C to +85^{\circ}C; V_{DD} = 3.3.0V \pm 5\% \text{ for} DS21Q50LN)

PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
RTIP Period	t _{CP}		488		ns	
RTIP Pulse Width	t _{CH}	75			ns	
	t_{CL}	75			ns	
RTIP Set Up to RRING	t _{su}	20			ns	
Falling						
TSER Hold from TCLK	t _{HD}	20			ns	
Falling						
RTIP, RRING Rise and	t_R , t_F			25	ns	
Fall Times						


Special mode: OUTBC.7 = 1

RTIP and RRING become NRZ data and clock inputs

Figure 24-13 NRZ INPUT AC TIMING



25. MECHANICAL DESCRIPTION - 100 PIN LQFP



0.45

L

0.75