DS26LV32AT 3V Enhanced CMOS Quad Differential Line Receiver

General Description

The DS26LV32A is a high speed quad differential CMOS receiver that meets the requirements of both TIA/EIA-422-B and ITU-T V.11. The CMOS DS26LV32AT features typical low static I_{CC} of 9 mA which makes it ideal for battery powered and power conscious applications. The TRI-STATE® enables, EN and EN*, allow the device to be active High or active Low. The enables are common to all four receivers.

The receiver output (RO) is guaranteed to be High when the inputs are left open. The receiver can detect signals as low as ±200 mV over the common mode range of ±10V. The receiver outputs (RO) are compatible with TTL and LVCMOS

Features

- Low Power CMOS design (30 mW typical)
- Interoperable with existing 5V RS-422 networks
- Industrial and Military Temperature Range
- Conforms to TIA/EIA-422-B (RS-422) and ITU-T V.11 Recommendation
- 3.3V Operation
- ±7V Common Mode Range @ V_{ID} = 3V
- ±10V Common Mode Range @ V_{ID} = 0.2V
- Receiver OPEN input failsafe feature
- Guaranteed AC Parameter: Maximum Receiver Skew: 4 ns Maximum Transition Time: 10 ns
- Pin compatible with DS26C32AT
- 32 MHz Toggle Frequency
- > 6.5k ESD Tolerance (HBM)
- Available in SOIC and Cerpack Packaging
- Standard Microcircuit Drawing (SMD) 5962-98585

Connection Diagram

Dual-In-Line Package (16) V_{CC} (15) RI 4-RO 1 (3) (13) RO 4 (12) EN* (11) RO 3 (10) RI 3+ GND (8) (9) RI 3-

Top View Order Number DS26LV32ATM or DS26LV32AW See NS Package Number M16A or W16A

Truth Table

Enables		Inputs	Output
EN	EN*	RI+-RI-	RO
L	Н	Х	Z
All Other		$V_{ID} \ge +0.2V$	Н
Combinations of		$V_{ID} \leq -0.2V$	L
Enable Inputs		Open†	Н

Open, not terminated

L = Logic Low

H = Logic High

Z = TRI-STATE

TRI-STATE® is a registered trademark of National Semiconductor Corporation.

© 1999 National Semiconductor Corporation

DS012908

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Receiver Output Voltage (RO) -0.5V to V_{CC} +0.5V
Receiver Output Current (RO) ±25 mA Maximum

Maximum Package Power Dissipation @ +25°C

 M Package
 1190 mW

 W Package
 1087 mW

Derate M Package 9.8 mW/°C above +25°C Derate W Package 7.3 mW/°C above +25°C

Storage Temperature Range -65°C to $+150^{\circ}\text{C}$ Lead Temperature Range Soldering (4 Sec.) $+260^{\circ}\text{C}$ ESD Ratings (HBM, 1.5 k Ω , 100 pF) Receiver Inputs and Enables $\geq 6.5 \text{ kV}$ Other Pins $\geq 2 \text{ kV}$

Recommended Operating Conditions

	Min	Тур	Max	Units			
Supply Voltage (V _{CC})	3.0	3.3	3.6	V			
Operating Free Air Temperature Range (T _A)							
DS26LV32AT	-40	+25	+85	°C			
DS26LV32AW	-55	+25	+125	°C			

Electrical Characteristics (Notes 2, 3)

Over Supply Voltage and Operating Temperature ranges, unless otherwise specified.

Symbol	Parameter	Cond	litions	Pin	Min	Тур	Max	Units
V _{TH}	Differential Input Threshold	$V_{OUT} = V_{OH}$ or V_{OL}	$V_{CM} = -7V \text{ to}$ +7V, $T_A =$ -40°C to +85°C $V_{CM} = -0.5V \text{ to}$	RI+, RI–	-200 -200	±17.5	+200	mV mV
			+5.5V, T _A = -55°C to +125°C (Note 9)	KI-				
V _{HY}	Hysteresis	V _{CM} = 1.5V		1		35		mV
V _{IH}	Minimum High Level Input Voltage			EN,	2.0			٧
V _{IL}	Maximum Low Level Input Voltage			EN*			0.8	٧
R _{IN}	Input Resistance	$V_{IN} = -7V, +7V, -485^{\circ}C$ (Other Inp	~		5.0	8.5		kΩ
		$V_{IN} = -0.5V$, +5.5V, $T_A = -55^{\circ}C$ to +125°C (Other Input = GND) (Note 9)			5.0			kΩ
I _{IN}	Input Current	$V_{IN} = +10V$	$T_A = -40^{\circ}C$ to] 	0	1.1	1.8	mA
	(Other Input = 0V,	$V_{IN} = +3V$	+85°C	RI+, RI–	0	0.27		mA
	Power On, or	$V_{IN} = 0.5V$		'''-		-0.02		mA
	$V_{CC} = 0V$	$V_{IN} = -3V$			0	-0.43		mA
		$V_{IN} = -10V$			0	-1.26	-2.2	mA
		$V_{IN} = -0.5V$	T _A = -55°C to +125°C (Note		0		-1.8	mA
		V _{IN} = 5.5V	9)		0		1.8	mA

Electrical Characteristics (Notes 2, 3) (Continued)

Over Supply Voltage and Operating Temperature ranges, unless otherwise specified.

Symbol	Parameter	Conditions		Pin	Min	Тур	Max	Units
I _{EN}	Input Current	$V_{IN} = 0V$ to V_{CC}		EN, EN*			±1	μΑ
V _{OH}	High Level Output Voltage	$I_{OH} = -6 \text{ mA}, V_{ID} = +1V$ $I_{OH} = -6 \text{ mA}, V_{ID} = OPEN$			2.4	3		٧
V _{OH}	High Level Output Voltage	$I_{OH} = -100 \mu A, V_{ID} = +1V$ $I_{OH} = -100 \mu A, V_{ID} = OPEN$		RO		V _{CC} -0.1		٧
V _{OL}	Low Level Output Voltage	$I_{OL} = +6 \text{ mA}, V_{ID} = -1 \text{V}$		1 60		0.13	0.5	V
I _{oz}	Output TRI-STATE Leakage Current	$V_{OUT} = V_{CC}$ or GND EN = V_{IL} , EN* = V_{IH}					±50	μА
I _{sc}	Output Short Circuit Current	V _O = 0V, V _{ID} ≥ 200 mV (Note 4)		1	-10	-35	-70	mA
Icc	Power Supply Current	No Load, All RI+, R1- = OPEN, EN,	T _A = -40°C to +85°C	V _{cc}		9	15	mA
		EN* = V _{CC} or GND	T _A = -55°C to +125°C				20	mA

Switching Characteristics - Industrial (Notes 3, 7, 10, 11) Over Supply Voltage and -40°C to +85°C Operating Temperature range, unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
t _{PHL}	Propagation Delay	C _L = 15 pF, V _{CM} = 1.5V	6	17.5	35	ns
	High to Low	(Figures 1, 2)				
t _{PLH}	Propagation Delay	1	6	17.8	35	ns
	Low to High					
t _r	Rise Time (20% to 80%)	1		4.1	10	ns
t _f	Fall Time (80% to 20%)	1		3.3	10	ns
t _{PHZ}	Disable Time	C _L = 50 pF, V _{CM} = 1.5V (Figures 3, 4)			40	ns
t _{PLZ}	Disable Time	1			40	ns
t _{PZH}	Enable Time	1			40	ns
t _{PZL}	Enable Time	1			40	ns
t _{SK1}	Skew, t _{PHL} - t _{PLH} (Note 5)	C _L = 15 pF, V _{CM} = 1.5V		0.3	4	ns
t _{sk2}	Skew, Pin to Pin (Note 6)	1		0.6	4	ns
t _{sk3}	Skew, Part to Part (Note 7)	1		7	17	ns
f _{MAX}	Maximum Operating Frequency (Note 8)	$C_L = 15 \text{ pF}, V_{CM} = 1.5V$	32			MHz

Switching Characteristics - Military (Notes 10, 11)

Over Supply Voltage and -55°C to +125°C Operating Temperature range, unless otherwise specified.

Symbol	Parameter	Conditions	Min	Max	Units
t _{PHL}	Propagation Delay	C _L = 50 pF, V _{CM} = 1.5V	6	45	ns
	High to Low	(Figures 1, 2)			
t _{PLH}	Propagation Delay		6	45	ns
	Low to High				
t _{PHZ}	Disable Time	$C_L = 50 \text{ pF}, V_{CM} = 1.5V$		50	ns
		(Figures 3, 4)			
t _{PLZ}	Disable Time			50	ns
t _{PZH}	Enable Time			50	ns
t _{PZL}	Enable Time			50	ns
t _{sK1}	Skew, t _{PHL} - t _{PLH} (Note 5)	$C_L = 50 \text{ pF}, V_{CM} = 1.5V$		6	ns
t _{sk2}	Skew, Pin to Pin (Note 6)			6	ns

Note 1: "Absolute Maximum ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" specifies conditions of device operation.

Note 2: Current into device pins is defined as positive. Current out of device pins is defined as negative. All voltages are referenced to ground except V_{1D}.

Note 3: All typicals are given for: $V_{CC} = +3.3V$, $T_{\Delta} = +25^{\circ}C$.

Note 4: Short one output at a time to ground. Do not exceed package.

Note 5: t_{SK1} is the $|t_{PHL} - t_{PLH}|$ of a channel.

Note 6: t_{SK2} is the maximum skew between any two channels within a device, either edge.

Note 7: t_{SR3} is the difference in propagation delay times between any channels of any devices. This specification (maximum limit) applies to devices within V_{CC} ±0.1V of one another, and a Delta T_A = ±5°C (between devices) within the operating temperature range. This parameter is guaranteed by design and characterization.

Note 8: All channels switching, Output Duty Cycle criteria is 40%/60% measured at 50%. Input = 1V to 2V, 50% Duty Cycle, t/t/≤ 5 ns. This parameter is guaranteed by design and characterization.

Note 9: This parameter does not meet the TIA/EIA-422-B specification.

Parameter Measurement Information




FIGURE 1. Receiver Propagation Delay and Transition Time Test Circuit (Notes 10, 11)

Parameter Measurement Information (Continued) 2V 1.5٧ **←** t_{PLH} → 80% 80% RO Note 10: Generator waveform for all tests unless otherwise specified: f = 1 MHz, Duty Cycle = 50%, $Z_0 = 50\Omega$, $t_f \le 10$ ns. $t_f \le 10$ ns. Note 11: C_L includes probe and jig capacitance. Note 12: For military grade product, $t_{f} \leq 6 ns$ and $t_{f} \leq 6 ns.$ Note 13: For military grade product the measure point is 1/2 V_{CC} for t_{PLH} , t_{PHL} , t_{PZL} , and t_{PZH} FIGURE 2. Receiver Propagation Delay and Transition Time Waveform (Notes 10, 11, 12, 13) When EN is switched, EN* = V_{CC} When EN* is switched, EN = GND Test Point Test Point **≱**50Ω FIGURE 3. Receiver TRI-STATE Test Circuit When EN is active, $EN^* = V_{CC}$ 1.57 1.5V When EN* is active, EN = GND t_{PZL} Receiver Out S1- = 1.5V S1+ = GND S2 = V_{CC} - 0.3V Receiver Out S1-=GND S1+=1.5V S2=GND — ≈GND DS012908-5 FIGURE 4. Receiver TRI-STATE Output Enable and Disable Waveforms (Notes 10, 11, 12, 13)


Typical Application Information General application guidelines and hints for differentia

General application guidelines and hints for differential drivers and receivers may be found in the following application notes:

AN-214, AN-457, AN-805, AN-847, AN-903, AN-912, AN-916

Power Decoupling Recommendations:

Bypass caps must be used on power pins. High frequency ceramic (surface mount is recommended) 0.1 μF in parallel with 0.01 μF at the power supply pin. A 10 μF or greater solid tantalum or electrolytic should be connected at the power entry point on the printed circuit board.



R_T is optional although highly recommended to reduce reflection




FIGURE 5. Typical Receiver Connections




FIGURE 6. Typical Receiver Output Waveforms








FIGURE 7. Typical Receiver Input Circuit







Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



Order Number DS26LV32AW NS Package Number W16A

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation Americas

Fax: 1-800-737-7018 Email: support@nsc.com

National Semiconductor

Europe
Fax: +49 (0) 1 80-530 85 86
Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 1 80-530 85 85
English Tel: +49 (0) 1 80-532 78 32
Français Tel: +49 (0) 1 80-532 93 88
Italiano Tel: +49 (0) 1 80-534 16 80

National Semiconductor Asia Pacific Customer Response Group Tel: 65-2544466 Fax: 65-2504466

Email: sea.support@nsc.com

National Semiconductor Japan Ltd. Tel: 81-3-5639-7560 Fax: 81-3-5639-7507

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.