# **MOS Memory Interface Circuits**

## DS75364 Dual MOS Clock Driver

### **General Description**

The DS75364 is a dual MOS driver and interface circuit that operates with either current source or voltage source input signals. The device accepts signals from TTL levels or other logic systems and provides high current and high voltage output levels suitable for driving MOS circuits. It may be used to drive address, control and/or timing inputs for several types of MOS RAMs and MOS shift registers.

The DS75364 operates from standard MOS and bipolar supplies, and has been optimized for operation with  $V_{\rm CC1}$  supply voltage from 12–20V positive with respect to  $V_{\rm EE}$ , and with nominal  $V_{\rm CC2}$  supply voltage from 3–4V more positive than  $V_{\rm CC1}$ . However, it is designed so as to be useable over a much wider range of  $V_{\rm CC1}$  and  $V_{\rm CC2}$ . In some applications the  $V_{\rm CC2}$  power supply can be eliminated by connecting the  $V_{\rm CC2}$  pin to the  $V_{\rm CC1}$  pin.

Inputs of the DS75364 are referenced to the  $V_{EE}$  terminal and contain a series current limiting resistor. The device will operate with either positive input current signals or input voltage signals which are positive with respect to  $V_{EE}$ . In many applications the  $V_{EE}$  terminal is connected to the MOS  $V_{DD}$  supply of -12V to -15V with the inputs to be driven from TTL levels or other positive voltage levels. The required negative level

shifting may be done with an external PNP transistor current source or by use of capacitive coupling and appropriate input voltage pulse characteristics.


The DS75364 is characterized for operation over the  $0^{\circ}$ C to  $+70^{\circ}$ C temperature range.

#### **Features**

- Versatile interface circuit for use between TTL levels and level shifted high current, high voltage systems
- Inputs may be level shifted by use of a current source or capacitive coupling or driven directly by a voltage source
- Capable of driving high capacitance loads
- Compatible with many popular MOS RAMs and MOS shift registers
- V<sub>CC1</sub> supply voltage variable over wide range to 22V maximum with respect to V<sub>EE</sub>
- V<sub>CC2</sub> pull-up supply voltage pin available
- Operates from standard bipolar and/or MOS supply voltages
- High-speed switching
- Transient overdrive minimizes power dissipation
- Low standby power dissipation

## **Connection Diagram**

#### Dual-In-Line Package



Order Number DS75364J-8 or DS75364N-8 See NS Package J08A or N08A

Absolute Maximum Ratings (Note 1)		Operating Conditions				
Supply Voltage Range of V <sub>CC1</sub>	0.5V to 22V	Supply Voltage	MIN	MAX	UNIT	
Supply Voltage Range of V <sub>CC2</sub> Input Voltage	0.5V to 30V 15V	VCC1 VCC2	.4.75 VCC1	22 28	V V	
Most Positive Voltage at Any Input with Respect to V <sub>CC2</sub>	0.5∨	Voltage Difference Between Supply Voltages	0	10	٧	
Storage Temperature Range Lead Temperature (Soldering, 10 seconds)	65 C to +150° C 300° C	Input Voltage		$v_{CC2}$		
		Temperature (T <sub>A</sub> )	· O	. 70	С	

Electrical Characteristics (Notes 2, 3, 4 and 5)

	PARAMETER	COI	NDITIONS		MIN	TYP	MAX	UNIT
VIH	High Level Input Voltage	Voltage Mode Input Logic Levels		5		10	V	
VIL	Low Level Input Voltage	Voltage Mode Input Logic Levels				1	V	
I <sub>1H</sub>	High Level Input Current	Current Mode Input Logic Levels		8		15	mA	
Luc	Low Level Input Current	Current Mode Input Logic Levels				0.7	mA	
V <sub>OH</sub>	High Level Output Voltage			V <sub>11</sub> ≈ 1V	V <sub>CC1</sub> =0.3	V <sub>CC1</sub> -0.1		V
	V <sub>CC2</sub> = V <sub>CC1</sub> + 3V, (Note 4)	$I_{OH} = -100 \mu A$ $I_{IL} = 0.7 \text{ mA}$	V <sub>CC1</sub> -0.3	V <sub>CC</sub> ; 0.1.		V		
		V <sub>IL</sub> = 1V	V <sub>CC1</sub> -1.2	V <sub>CC1</sub> -0.9		V		
		10H10 MA	1 <sub>IL</sub> = 0.7 mA	V <sub>CC1</sub> 1.2	V <sub>CC1</sub> -0.9		V	
	V <sub>CC2</sub> = V <sub>CC1</sub> , (Note 4)	$I_{OH} = -50\mu A$ $\frac{V_{1L} = 1V_{1L}}{I_{1L} = 0.7}$ $\frac{V_{1L} = 1V_{1L}}{I_{1L} = 1V_{1L}}$	1	V <sub>CC1</sub> -1	V <sub>CC1</sub> -0.7		V	
			l₁L = 0.7 mA	V <sub>CC1</sub> ··1	V <sub>CC1</sub> =0.7		V	
			V <sub>IL</sub> = 1V	V <sub>CC1</sub> 2.3	V <sub>CC1</sub> -1.8		V	
			I <sub>IL</sub> = 0.7 mA	V <sub>CC1</sub> -2.3	V <sub>CC1</sub> -1.8		V	
Vol	Low Level Output Voltage	10 0	V <sub>IH</sub> = 5V			0.15	0.3	V
		I <sub>OL</sub> = 10 mA	I <sub>iH</sub> = 8 mA	•		0.15	0.3	V
	V <sub>CC2</sub> = 15 to 28V, V <sub>IH</sub> = 5V				0.25	0.5	V	
		I <sub>OL</sub> = 40 mA	I <sub>IH</sub> = 8 mA			0.25	0.5	V
v <sub>o</sub>	Output Clamp Voltage	V <sub>1</sub> = 0V, I <sub>OH</sub> = 20	n1A				V <sub>CC1</sub> +1.5	V
l <sub>i</sub>	Input Current at Maximum Input Voltage	$V_{CC2} = 10V \text{ to } 28V, V_1 = 10V$			17	26	mA	
V,	Input Voltage at Maximum Input Current	V <sub>CC2</sub> = 13.5V to 28V, I <sub>1</sub> = 15 mA			9	13.5	V	
I <sub>tH</sub>	High Level Input Corrent	V <sub>i</sub> = 5V I <sub>i</sub> = 8 mA			7	11	mA	
V <sub>IH</sub>	High Level Input Voltage				5.5	8	V	
I <sub>IL</sub>	Low Level Input Current	V <sub>1</sub> = 1V				1.1	1.6	mA
VIL	Low Level Input Voltage	I <sub>1</sub> = 0.7 mA			0.7	1		
I <sub>CC1(H)</sub>	Supply Current From V <sub>CC1</sub>	V <sub>CC1</sub> - 22V, V <sub>CC2</sub>	= 26V,			- 1.1	1,6	mA
	Both Outputs High	Both Inputs at 0V,	No Load				0.25	mA
I <sub>CC2(H)</sub>	Supply Current From V <sub>CC2</sub> , Both Outputs High	V <sub>CC1</sub> = 22V, V <sub>CC2</sub> = 26V, Both Inputs at 0V, No Load			1.1	2	mA	
I <sub>CC1(L)</sub>	Supply Current From V <sub>CC1</sub> , Both Outputs Low	V <sub>CC1</sub> = 22V, V <sub>CC2</sub> = 28V, Both Inputs at 7V, No Load			0.5	1	mA	
CC2(L)	Supply Current From V <sub>CC2</sub> , Both Outputs Low	V <sub>CC1</sub> = 22V, V <sub>CC2</sub> = 28V, Both Inputs at 7V, No Load			8	14	mA	
CC1(H)	Supply Current From V <sub>CC1</sub> , Both Outputs High	V <sub>CC1</sub> = 22V, V <sub>CC2</sub> = 22V, Both Inputs at OV, No Load				0.25	mA	
CC2(H)	Supply Current From V <sub>CC2</sub> , Both Outputs High	V <sub>CC1</sub> 22V, V <sub>CC2</sub> Both Inputs at 0V,		:			0.5	mA

**Note 1:** "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the  $0^{\circ}$ C to  $+70^{\circ}$ C range for the DS75364. All typical values are for  $T_{A}$  = 25°C,  $V_{CC1}$  = 20V,  $V_{CC2}$  = 24V and  $V_{EE}$  = 0V.

Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.


**Note 4:** Many of these parameters are specified independently for either voltage source or current source external forcing functions at the inputs. Use the appropriate set of specifications for each application.

Note 5: All parameters are specified with  $V_{EE} = 0V$  and for input voltage no more positive than  $V_{CC2}$ .


6

PARAMETER		CONDITIONS		MIN	TYP	MAX	UNITS
t <sub>DLH</sub> Delay Time, Low-to-High Level Output	Delay Time, Low-to-High	$C_L = 390 \text{ pF}, R_D = 10\Omega,$	V <sub>CC2</sub> = 24V		13		ns
	(Figure 1)	V <sub>CC2</sub> = 20V		14		ns	
t <sub>DHL</sub> Delay Time, High-to-Low Level Output	Delay Time, High-to-Low	$C_L = 390 \text{ pF, } R_D = 10\Omega,$	V <sub>CC2</sub> = 24V		9		ns
	(Figure 1)	V <sub>CC2</sub> = 20V		10		ns	
t <sub>TLH</sub> Transition Time, Low-to-High Level Output	$C_L = 390 \text{ pF}, R_D = 10\Omega,$ (Figure 1)	V <sub>CC2</sub> = 24V		21		ns	
		V <sub>CC2</sub> = 20V		21		ns	
t <sub>THL</sub> Transition Time, High-to-Low Level Output	Transition Time, High-to-Low	$C_L = 390 \text{ pF, R}_D = 10\Omega$	V <sub>CC2</sub> = 24V		19		ns
	(Figure 1)	V <sub>CC2</sub> = 20V		18		ns	
	Propagation Delay Time,	$C_L = 390  pF,  R_D = 10\Omega,$	V <sub>CC2</sub> = 24V		34		ns
	Low-to-High Level Output	(Figure 1)	V <sub>CC2</sub> = 20V		35		ns
t <sub>PHL</sub>	Propagation Delay Time,	(Figure 1) $C_L = 390 \text{ pF, } R_D = 10\Omega.$	V <sub>CC2</sub> = 20V V <sub>CC2</sub> = 24V		35 28		<del>                                     </del>
	High-to-Low Level Output	(Figure 1)	V <sub>CC2</sub> = 20V		28		ns

## Schematic Diagram (1/2 shown)



# AC Test Circuit and Switching Time Waveforms



6-97

## **Typical Applications**




FIGURE 2. MOS RAM Clock Driver System with PNP Transistor Current Source used to Level-Shift to Inputs of DS75364




FIGURE 3. MOS Shift Register Clock Driver System with Capacitive Coupling used to Level-Shift to Inputs of DS75364

## **Application Hints**

Applications of the DS75364 used as an interface device in systems converting TTL signals to negative polarity MOS clock signals are shown in Figures 2 and 3. In both applications the DS75364  $V_{\rm EE}$  pin is connected to a negative MOS supply voltage. The  $V_{\rm CC2}$  supply pin may be connected to the  $V_{\rm CC1}$  pin as shown in Figure 3 or connected to a separate voltage more-positive than  $V_{\rm CC1}$  as shown in Figure 2. The DS75364 may be used over a wide range of  $V_{\rm CC1}$  and  $V_{\rm CC2}$  supply voltages which are positive with respect to  $V_{\rm EE}$ . However, for proper operation the voltage at the inputs of the DS75364 should not be more positive than the voltage at  $V_{\rm CC2}$ .

Both applications shown require negative level shifting from positive voltage levels to the inputs of the DS75364 which are referenced to the  $\rm V_{EE}$  terminal. A PNP transistor current source is used to level shift in

Figure 2. Resistor R sets the current and an opencollector TTL gate is used to switch the PNP transistor. Figure 3 shows capacitive coupling being used to level shift with the DS75361 TTL-to-MOS driver used as a low impedance voltage source driver. The value of coupling capacitor C depends on the frequency and characteristics of the signal applied to the capacitor.

The fast switching of the DS75364 may produce undesirable output transient overshoot because of load or wiring inductance. A small series damping resistor may be used to reduce or eliminate this output transient overshoot. The optimum value of the damping resistor depends on the specific load characteristics and switching speed. A typical value would be between 10 and 30 ohms (Figure 4).




FIGURE 4. Use of Damping Resistor to Reduce or Eliminate Output Transient Overshoot in Certain DS75364 Applications