

DS75365 Quad TTL-to-MOS Driver

General Description


The DS75365 is a quad monolithic integrated TTL-to-MOS driver and interface circuit that accepts standard TTL input signals and provides high-current and high-voltage output levels suitable for driving MOS circuits. It is used to drive address, control, and timing inputs for several types of MOS RAMs including the 1103.

The DS75365 operates from the TTL 5V supply and the MOS V_{SS} and V_{BB} supplies in many applications. This device has been optimized for operation with V_{CC2} supply voltage from 16V to 20V, and with nominal V_{CC3} supply voltage from 3V to 4V higher than V_{CC2} . However, it is designed so as to be usable over a much wider range of V_{CC2} and V_{CC3} . In some applications the V_{CC3} power supply can be eliminated by connecting the V_{CC3} to the V_{CC2} pin.

- Capable of driving high-capacitance loads
- Compatible with many popular MOS RAMs
- Interchangeable with Intel 3207
- V_{CC2} supply voltage variable over side range to 24V maximum
- V_{CC3} supply voltage pin available
- V_{CC3} pin can be connected to V_{CC2} pin in some applications
- TTL compatible diode-clamped inputs
- Operates from standard bipolar and MOS supply voltages
- Two common enable inputs per gate-pair
- High-speed switching
- Transient overdrive minimizes power dissipation
- Low standby power dissipation

Features

- Quad positive-logic NAND TTL-to-MOS driver
- Versatile interface circuit for use between TTL and high-current, high-voltage systems



Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Maximum Power Dissipation* at 25°C

Lead Temperature (Soldering, 10 sec)

Cavity Package 1509 mW Molded Package 1476 mW SO Package 1488 mW

 Derate cavity package 10.1 mW/°C above 25°C; derate molded package 11.8 mW/°C above 25°C, derate SO package 11.9 mW/°C above 25°C.

Operating Conditions

	141111	ITIGA	VIIILE
Supply Voltage (V _{CC1})	4.75	5.25	٧
Supply Voltage (V _{CC2})	4.75	24	V
Supply Voltage (V _{CC3})	V _{CC2}	28	V
Voltage Difference Between	0	10	V
Supply Voltages: V _{CC3} -V _{CC2}			
Operating Ambient Temperature	0	70	°C
Range (T _A)			

Electrical Characteristics (Notes 2 and 3)

Symbol	Parameter		Conditions	Min	Тур	Max	Units
V _{IH}	High-Level Input Voltage			2			V
V_{IL}	Low-Level Input Voltage					0.8	v
Vi	Input Clamp Voltage	I _i = -12 mA				-1.5	v
V_{OH}	High-Level Output Voltage	$V_{CC3} = V_{CC2} + 3V$	$V_1 = 0.8V_1 = -100 \mu\text{A}$	V _{CC2} - 0.3	V _{CC2} - 0.1		V
		$V_{CC3} = V_{CC2} + 3V$	$V_1, V_{1L} = 0.8V, I_{OH} = -10 \text{ mA}$	V _{CC2} - 1.2	V _{CC2} - 0.9		V
		$V_{CC3} = V_{CC2}, V_{IL} =$	= 0.8V, $I_{OH} = -50 \mu\text{A}$		V _{CC2} - 0.7		V
		$V_{CC3} = V_{CC2}, V_{IL} =$	$= 0.8V, I_{OH} = -10 \text{ mA}$		V _{CC2} - 1.8		V
V_{OL}	Low-Level Output Voltage	$V_{IH} = 2V$, $I_{OL} = 10$			0.15	0.3	V
		CC3 = 15V to 28V, V _{IH} = 2V, I _{OL} = 40 mA			0.25	0.5	٧
v _o	Output Clamp Voltage	$V_{I} = 0V, I_{OH} = 20 r$	mA			V _{CC2} + 1.5	٧
lı	Input Current at Maximum Input Voltage	V _i = 5.5V				1	mA
ĮН	High-Level Input Current	V _I = 2.4V	A Inputs		-	40	μА
			E1 and E2 Inputs			80	μА
I _{IL}	Low-Level Input Current	$V_1 = 0.4V$	A Inputs		-1	-1.6	mA
			E1 and E2 Inputs		-2	-3.2	mA
I _{CC1(H)}	Supply Current from V _{CC1} , All Outputs High	V _{CC1} = 5.25V, V _{CC2} = 24V V _{CC3} = 28V, All Inputs at 0V, No Load			4	8	mA
I _{CC2(H)}	Supply Current from V _{CC2} ,				-2.2	+0.25	mA
	All Outputs High				-2.2	-3.2	mA
Іссз(н)	Supply Current from V_{CC3} , All Outputs High				2.2	3.5	mA
ICC1(L)	Supply Current from V_{CC1} , All Outputs Low	V _{CC1} = 5.25V, V _{CC2} = 24V V _{CC3} = 28V, All Inputs at 5V, No Load			31	47	mA
ICC2(L)	Supply Current from V _{CC2} , All Outputs Low					3	mA
	Supply Current from V _{CC3} , All Outputs Low				16	25	mA
	Supply Current from V_{CC2} , All Outputs High	$V_{CC1} = 5.25V$, V_{CC2} $V_{CC3} = 24V$, All Input				0.25	mA
	Supply Current from V _{CC3} , All Outputs High	·				0.5	mA

300°C

Electrical Characteristics (Notes 2, 3) (Continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
I _{CC2(S)}	Supply Current from V _{CC2} , Stand-By Condition	V _{CC1} = 0V, V _{CC2} = 24V V _{CC3} = 24V, All Inputs at 5V, No Load			0.25	mA
ICC3(S)	Supply Current from V _{CC3} , Stand-By Condition				0.5	mA

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified, min/max limits apply across the 0°C to +70°C range for the DS75365. All typical values are for $T_A = 25$ °C and $V_{CC1} = 5V$ and $V_{CC2} = 20V$ and $V_{CC3} = 24V$.


Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.

Note 4: This rating applies between any two inputs of any one of the gates.

Switching Characteristics $V_{CC1} = 5V$, $V_{CC2} = 20V$, $V_{CC3} = 24V$, $T_A = 25^{\circ}C$

Symbol	Parameter	Conditions	Min	Тур	Max	Units
t _{DLH}	Delay Time, Low-to-High Level Output	C _L = 200 pF		11	20	ns
t _{DHL}	Delay Time, High-to-Low Level Output	$R_D = 24\Omega$		10	18	ns
t _{TLH}	Transition Time, Low-to-High Level Output	(Figure 1)		20	33	ns
t _{THL}	Transition Time, High-to-Low Level Output]		20	33	ns
^t PLH	Propagation Delay Time, Low-to-High Level Output]	10	31	48	ns
t _{PHL}	Propagation Delay Time, High-to-Low Level Output]	10	30	46	ns


AC Test Circuit and Switching Time Waveforms



Note 1: The pulse generator has the following characteristics: PRR = 1 MHz, Z_{OUT} = 58 Ω .

Note 2: C_L includes probe and jig capacitance.

FIGURE 1. Switching Times, Each Driver







FIGURE 2. Interconnection of DS75365 Devices with 1103-Type Silicon-Gate MOS RAM

TL/F/7560-7

Typical Applications

The fast switching speeds of this device may produce undesirable output transient overshoot because of load or wiring inductance. A small series damping resistor may be used to reduce or eliminate this output transient overshoot. The optimum value of the damping resistor depends on the specific load characteristics and switching speed. A typical value would be between 10Ω and 30Ω (Figure 3).



TL/F/7560-8

FIGURE 3. Use of Damping Resistor to Reduce or Eliminate Output Transient Overshoot in Certain DS75365 Applications

Note: $R_D \simeq 10\Omega$ to 30Ω (Optional)

Thermal Information

POWER DISSIPATION PRECAUTIONS

Significant power may be dissipated in the DS75365 driver when charging and discharging high-capacitance loads over a wide voltage range at high frequencies. The total dissipation curve shows the power dissipated in a typical DS75365 as a function of load capacitance and frequency. Average power dissipation by this driver can be broken into three components:

$$P_{T(AV)} = P_{DC(AV)} + P_{C(AV)} + P_{S(AV)}$$

where $P_{DC(AV)}$ is the steady-state power dissipation with the output high or low, $P_{C(AV)}$ is the power level during charging or discharging of the load capacitance, and $P_{S(AV)}$ is the power dissipation during switching between the low and high levels. None of these include energy transferred to the load and all are averaged over a full cycle.

The power components per driver channel are:

$$\begin{split} P_{DC(AV)} &= \frac{P_L t_L + P_H t_H}{T} \\ P_{C(AV)} &\simeq \text{C VC}^2 f \\ P_{S(AV)} &= \frac{P_L H t_L H + P_{HL} t_{HL}}{T} \end{split}$$

where the times are as defined in Figure 4.

 P_L , P_H , P_{LH} , and P_{HL} are the respective instantaneous levels of power dissipation and C is load capacitance.

The DS75365 is so designed that P_S is a negligible portion of P_T in most applications. Except at very high frequencies, $t_L + t_H > t_{LH} + t_{HL}$ so that P_S can be neglected. The total dissipation curve for no load demonstrates this point. The power dissipation contributions from all four channels are then added together to obtain total device power.

The following example illustrates this power calculation technique. Assume all four channels are operating identically with C = 100 pF, f = 2 MHz, $V_{CC1} = 5\text{V}, V_{CC2} = 20\text{V}, V_{CC3} = 24\text{V}$ and duty cycle = 60% outputs high (t_H/T = 0.6). Also, assume $V_{OH} = 20\text{V}, V_{OL} = 0.1\text{V}, P_S$ is negligible, and that the current from V_{CC2} is negligible when the output is low.

On a per-channel basis using data sheet values:

$$\begin{split} P_{DC(AV)} &= \left[(5V) \left(\frac{4 \text{ mA}}{4} \right) + (20V) \left(\frac{-2.2 \text{ mA}}{4} \right) + (24V) \right. \\ &\left. \left(\frac{2.2 \text{ mA}}{4} \right) \right] (0.6) + \left[(5V) \left(\frac{31 \text{ mA}}{4} \right) + (24V) \left(\frac{16 \text{ mA}}{4} \right) \right] (0.4) \end{split}$$

P_{DC(AV)} = 58 mW per channel

 $P_{C(AV)} \cong (100 \text{ pF}) (19.9\text{V})^2 (2 \text{ MHz})$

 $P_{C(AV)} \cong 79$ mW per channel.

For the total device dissipation of the four channels:

 $P_{T(AV)} \cong 4 (58 + 79)$

P_{T(AV)} ≈ 548 mW typical for total package.




FIGURE 4. Output Voltage Waveform

TL/F/7560-9